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Abstract
The progress of large-area 2D- and 3D-photonic crystals (PCs) at optical and near
infra-red frequencies has been limited by fabrication challenges. Periodic nanostruc-
tures must be patterned in high-index and crystalline material such as silicon over large
areas (mm 2 to cm 2 ) with reasonable throughput. These patterns also must be placed
coherently over the entire area, and contain controlled defects. No single conventional
nanoscale patterning technique is able to fulfil all of these requirements simultaneously.
Pattern placement and throughput challenges for planar lithography can be addressed
by combining spatial-phase-locked electron-beam lithography (SPLEBL) with low-
energy (sub-2keV) electrons. SPLEBL obtains feedback on the electron-beam position
using a reference grid placed on top of the resist. Combining low-energy lithography
with SPLEBL places strict requirements on the SPLEBL reference grid. A systematic
investigation on a suitable grid material is carried out, and a self-assembled monolay-
ers (SAMs) based grid is fabricated and characterized. Another method of fabricating
large area planar PCs is through interference lithography (IL). The key challenge is
the inability of IL to pattern defects or non-periodic structures and thermal scanning
probe lithography (TSPL) is proposed as a complementary technique to IL. Integrating
TSPL with IL requires capability to transfer TSPL-fabricated patterns into underly-
ing material and is challenging due to the thermal-mechanical nature of TSPL. A
robust pattern transfer process is designed and the effects of the lithography and etch
processes on resolution and line-edge roughness is studied.
The membrane-stacking approach, where large-area membranes are fabricated in par-
allel and then stacked to form a 3D-PC, was proposed as a more efficient method of
fabricating 3D-photonic crystals (3D-PCs) compared to conventional fabrication meth-
ods. There exists a need to develop techniques capable of fabricating, transferring and
assembling these membranes. In this thesis, a membrane-on-carrier (MOC) strategy
based on the membrane-stacking approach is proposed. Membranes are fabricated and
floated on liquid, and then transferred onto a temporary rigid carrier. The key chal-
lenge is in separating the membrane from the rigid carrier onto a receiving substrate.
A dissolvable separation layer is introduced between the membrane and carrier, and
two membranes are stacked on top of another as proof-of-concept. Finally, azimuthal
alignment is incorporated into the process.
Thesis Supervisor: Henry I. Smith
Title: Professor Emeritus
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Chapter 1
Introduction
The phrase photonic crystals was first formally introduced to the scientific community
by Eli Yablonovitch and Sajeev John in 1987, although multi-layer dielectric stacks
have been studied since 1888 by Lord Rayleigh [1, 2, 3, 4]. A photonic crystal is a
periodic dielectric medium whose periodicity in refractive index is on a similar length
scale to the wavelength of interest [5]. It possess a photonic bandgap, which is a range
(or a band) of frequencies in which no electromagnetic modes exist for certain directions
of propagation [3, 5, 6, 7]. The ability to tailor the dispersion relation and bandgap
of a photonic crystal promises an unprecedented control over light confinement and
propagation [6, 8]. Unlike metallic waveguides and cavities which are lossy at optical
frequencies, photonic crystals have low or negligible losses at these frequencies [6].
Photonic crystals are often classified based on the number of dimensions that are
periodic in refractive index. A one-dimensional photonic crystal contains periodic
dielectric material in one direction, and is essentially the multi-layer film described
previously by Lord Rayleigh [4]. The presence of a bandgap occurs only one direction
[6]. Similarly, a two-dimensional (2D) photonic crystal is periodic along a plane but
33
not in the third dimension; and a bandgap exists within the plane but losses can occur
in the third dimension. Examples of 2D-photonic crystal structures include photonic
crystal fibers, also known as microstructured optical fibers, that confine light using a
band gap (as opposed to index guiding) over kilometre distances [6].
A three-dimensional (3D) photonic crystal possesses periodic refractive index in all
three directions. Thus, electromagnetic waves within the bandgap cannot propagate
in all directions and the photonic crystal exhibits properties such as selective control
of spontaneous emission [3, 5]. Full confinement of light is only possible with a 3D
photonic crystal.
Although the discussion has concentrated on artificial, man-made photonic crystals,
photonic crystals can be found in nature too! Examples include hard minerals such as
colloidal silica that are arranged in a cubic structure (opal), on the surfaces of butterfly
wings and on the fur of the sea mouse. It is even found on the Edelweiss plant, which
uses photonic crystals to selectively couple, propagate and absorb ultraviolet light [9].
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1.1 Difficulties in fabrication
Most of the early work in the field of photonic crystals were either theoretical or
fabricated for microwave frequencies. Both 1987 landmark papers by Yablonovitch
and John were theoretical, while the first 3D photonic crystal structure to contain a
complete bandgap at microwave frequencies was realized by drilling [1, 2, 10]. The
number of papers published in the field of photonic crystals grew exponentially after
this experimental validation [7].
The challenge of fabricating 3D photonic crystal structures are particularly acute for
optical and near-infrared frequencies, which require the patterning of sub-micron fea-
tures in all three dimensions. With such a lack of available 3D nanofabrication tech-
niques, initial papers focused on obtaining alternate structures or simplifying the design
of 3D photonic crystals. The woodpile structure, for instance, is a simplification of the
diamond structure that is more amenable to current fabrication methods.
The first 2D-photonic crystal structure (for near-infrared frequencies) was demon-
strated by Krauss et. al. in 1996. The III-V structure, a few micrometers wide,
was fabricated using standard fabrication techniques. The ready availability of pla-
nar fabrication techniques, such as photolithography, electron-beam lithography and
reactive-ion etching, meant that researchers quickly focused on 2D photonic crystals
instead of 3D photonic crystals and the field therefore has seen a proliferation of papers
investigating the properties of 2D-photonic crystals.
The difficulty in fabricating large-area 2D- and 3D-photonic crystals remains a major
impediment in the progress of the field of photonic crystals. Photonic crystals with
micron-scale dimensions are sufficient for preliminary research within the laboratory,
but large-areas (millimetre to centimenter dimensions) are necessary for studying the
incorporation and interaction of multiple photonic devices within a single platform.
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This thesis focuses on advancements in fabrication techniques that are capable, in
principle, of producing large-area photonic crystals. The many requirements and chal-
lenges of fabricating large-area 2D-photonic crystals are detailed and advancements in
lithography and etching for achieving this are presented in Chapter 2. The following
chapter details the challenges when attempting to fabricate 3D nanostructures, and
focuses primarily on the development of the membrane-stacking approach as a possible
solution for 3D photonic crystal fabrication.
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Chapter 2
Fabrication advancements for 2D
photonic crystals
Fabrication of nanoscale patterns over large-areas (mm 2 to cm 2 ) for photonic crystal
slab applications in the visible light to infrared regime presents unique challenges. The
lithography and patterning must fulfill the following conditions:
1. Produce nanoscale patterns that are spatially coherent over the entire area, which
allows for the incorporation of multiple devices such as waveguides, resonators
and filters. There should be no unwanted shifts and changes in the pattern
placement and periodicity of the photonic crystal, as depicted in Figure 2-1.
2. The photonic crystal pattern must be transferred into a crystalline, high index of
refraction material, such as silicon or III-V materials. The existence of a photonic
band gap is dependent on the index of refraction contrast, and the band gap does
not exist if the contrast is insufficient.
3. Be able to incorporate arbitrary defects at any location, including highly irregular
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Figure 2-1: Scanning electron micrograph of a photonic crystal patterned in
poly(methyl methacrylate)(PMMA) using electron-beam lithography. Note the ver-
tical and horizontal shifts in the middle of the micrograph, which are due to field
stitching errors. Such errors introduce unwanted losses within the photonic crystal.
or non-periodic patterns. For instance, the creation of a high-Q L3 cavity, as
shown in Figure 2-2, in an air-hole slab involves the removal of 3 holes from the
periodic structure and shifting the adjacent patterns by 21nm [11].
4. Provide reasonable throughput or yield.
The combined requirements for photonic crystal fabrication are challenging and no
conventional nanoscale pattern technique alone is able to simultaneously fulfill these
requirements. Electron-beam lithography (EBL), a serial patterning technique, is ca-
pable of producing arbitrary patterns but faces throughput and pattern placement
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Figure 2-2: Schematic of a high-Q L3 resonant cavity fabricated by eliminating three
holes in the photonic crystals and laterally shifting the two adjacent holes (denoted
with the red arrows) by 21nm. This shifting is necessary to reduce losses within the
cavity.
challenges. Parallel techniques, such as interference lithography, are able to pattern
very large areas (-cm2) simultaneously but are restricted to purely periodic patterns.
This chapter describes advancements in planar patterning techniques with the needs of
photonic crystal fabrication in mind. The first advancement improves electron-beam
lithography and is called low-voltage spatial-phase-locked electron-beam lithography
(SPLEBL). SPLEBL addresses the pattern placement challenges by using a reference
grid, placed on top of the resist, to provide feedback on the beam position. The
principles of SPLEBL has been demonstrated previously at 10keV, with a placement
accuracy of -=1.3nm [12]. However, throughput remains a challenge. This can be
addressed by using electrons with energies lower than 10keV, as low-energy (sub-2keV)
electrons have higher stopping power and are thus more efficient in exposing resists.
While addressing pattern placement and throughput challenges, combining low-voltage
(or low-energy) lithography with SPLEBL places stringent requirements on the SPLEBL
reference grid and introduces additional challenges. A systematic investigation on a
suitable grid material is carried out, as described in Section 2.1. An optimized grid for
low-voltage SPLEBL, based on self-assembled monolayers (SAMs), is fabricated and
the effects of the grid on resolution is studied. This is followed by a study of neon-ions
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as an alternative approach to address throughput and the concept of spatial-phase-
locked ion-beam lithography is proposed.
As mentioned previously, a key difficulty for the parallel approach of interference lithog-
raphy (IL) is the inability to pattern defects or non-periodic structures. The next
advancement described in Section 2.2, thermal scanning probe lithography (TSPL), is
proposed as a complementary technique to IL. Large areas can be patterned using IL
and then TSPL used to selectively modify specific regions of the pattern. The primary
challenge in integrating TSPL with IL is the difficulty in transferring TSPL-fabricated
patterns into underlying material due to the thermal-mechanical nature of TSPL. A
robust pattern transfer process is designed and the effects of the lithography and etch
processes on resolution and line-edge roughness is studied.
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2.1 Low-voltage spatial-phase-locked electron-beam
lithography
Scanning electron-beam lithography (SEBL) at 10keV and above is a well-established
method for fabricating nanoscale patterns. A steady stream of electrons passes through
a series of lenses, blankers and deflectors to arrive at an electron-sensitive resist in a
focused manner, as shown in Figure 2-3. The location at which the electrons interact
with the resist is controlled by the deflectors, and a desired pattern in the resist can
be exposed by controlling the deflector signals. SEBL is capable of producing high-
resolution (on the order of nanometers) arbitrary patterns and is thus often used when
aperiodic photonic crystal patterns are needed.
However, in conventional electron-beam lithography, the actual position of the electron
beam on the sample is not tracked at all times and is thus susceptible to the effects
of stray fields and various systemic errors. This effect is particularly noticeable when
patterning areas significantly larger than the write field size itself and for long periods
of time. Sources of these errors include rotation between the write field and stage
axes, non-flatness or non-orthogonality of the stage mirrors, hysteresis in the mag-
netic deflectors (if present), stray magnetic fields, electrical charging and temperature
gradients.
To address the challenge of pattern placement accuracy, spatial-phase-locked electron-
beam lithography (SPLEBL) continuously tracks and corrects the beam position on
the sample using the signal fed back from a periodic, electron-transparent reference
grid placed on top of the resist, as depicted in Figure 2-4 [12, 13, 14, 15]. Interactions
between the primary beam and the reference grid produces a secondary-electron (SE)
signal that is then picked up by a detector. The phase from this periodic signal is then
used to estimate the position of the beam and corrections can be computed. Corrective
signals are then fed back to the deflectors. The accuracy of SPLEBL is primarily
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Figure 2-3: Schematic of scanning electron-beam lithography system. A steady stream
of electrons, denoted in blue, passes through a series of lenses, blankers and deflectors
to arrive at a electron-sensitive resist in a focused manner.The ability to deflect the
beam accurately is on the order of tens to hundreds of microns in each direction. Thus
to pattern over a large area, the pattern is divided into smaller write fields and then
stitched together.
limited by the signal-to-noise ratio (SNR) of the SE signal. Placement accuracy of
or=1.3nm has been demonstrated at 10keV using the SE signal from an 8nm-thick
aluminum (Al) fiducial grid on an 8 nm-thick SiOx interlayer [12].
A separate, but equally important issue for patterning large-area photonic crystals, is
throughput. The serial nature of this method limits the speed and throughput of the
fabrication. For instance, an optimized process using the Raith 150 SEBL tool at MIT
to expose 200nm-pitch holes at an electron energy of 10keV requires about 15 minutes
to pattern a 1mm x 1mm area. Thus to pattern a 1cm x 1cm area would require 100x
more time and would be on the order of a day! To reduce the exposure time, it is thus
logical to turn to low-energy ions. It is well known that the energy transfer between
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Figure 2-4: Schematic of spatial-phase-locked electron-beam lithography. A spatially-
coherent, periodic reference grid is placed on top of the electron-beam resist. Inter-
actions between the deflected electrons and the reference grid produces a secondary-
electron signal that is then picked up by a detector. This signal is then used to
estimate the position of the beam on the sample and corrections are then fed back to
the deflectors.
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the incident electron and the resist scales inversely with the electron velocity, and the
electron velocity is reduced at lower energies[16]. Thus, using low-energy electrons
reduces the amount of time necessary for patterning.
An additional advantage of low-voltage (or low-energy) electron-beam lithography is
the potential reduction in tool cost. The recent introduction of micro-column-based
scanning electron microscopes has reawakened interest in SEBL at incident energies
of 2keV and below. These low-cost, low-energy SEMs are simpler than conventional
SEMs; adapting them as SEBL tools could result in a significant reduction in tool
cost [17]. However, low-energy SEBL is challenging because the effect of stray fields
is proportionally greater at low voltages. Stray fields result in beam-placement errors
and distortions in exposed pattern. To reduce the effect of stray fields and various
systematic errors, it is desirable to implement spatial-phase-locking. Combining low-
energy electrons with SPLEBL could, in principle, provide both the pattern placement
accuracy and throughput necessary for photonic crystal applications.
The major obstacle to implementing SPLEBL at low energies is the difficulty of iden-
tifying a reference grid that does not significantly perturb the incident beam or other-
wise adversely affect the exposure process, while providing a high signal-to-noise ratio
(SNR). High SNR requires high secondary-electron yield (SEY) and high contrast from
the grid. The choice of grid material and thickness is limited by the strong energy-
loss rate of low energy electrons. The finite penetration depth of low-energy electrons
limit the thickness and type of material that can be used as grids. For instance, 1keV
electrons have a penetration depth of less than 30nm. Fortunately, since SE have very
low energies (< 50eV) it is possible, at least in principle, to obtain high SEY and high
contrast without significantly perturbing a 1-2keV beam.
Recently, Samantaray et. al. used self-assembled monolayers (SAMs) on a 5nm-thick
aluminum interlayer as a fiducial grid for low-energy SPLEBL [17]. It has been known
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since the 1990s that patterned SAMs on a gold (Au) surface form images in SEMs. A
number of studies have attempted to understand the origins of this contrast [18, 19, 20].
Possible reasons for the different micrograph signal levels include chemical structure,
atomic number, alkyl chain length, surface potential, molecular order, the presence
of defects and primary electron-beam energy. The goal, described in the next few
sections, is thus to:
1. Measure and compare the signal levels from various SAMs in a consistent manner.
2. Investigate, design and fabricate an optimal grid using SAMs.
3. Understand the origins of the SAMs contrast.
4. Understand the effect of placing SAMs-based grids above the resist on lithogra-
phy.
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2.1.1 Measurement methodology
SAMs are often patterned using microcontact printing, and the differences in signal
levels between SAMs have been reported [21]. Due to the tendency of molecules
to diffuse across bare surfaces, these studies typically compare signal levels between
two SAMs (one applied, the other back filled) instead of directly comparing a SAM
signal with that from a bare surface [18, 20]. Direct comparisons between micrographs
are inaccurate because modern SEMs do not give the user easy access to the signal
directly from the SE detector, and have automatic gain controls, separate from the
user accessible brightness and contrast controls.
The following approach validates comparisons of the SAM signal levels extracted from
different micrographs. First, separate substrates with either surfaces completely cov-
ered with a SAM or bare surfaces were used avoid the tendency of SAMs to diffuse
from areas of high concentration [21]. Secondly, we compare the signal levels in SEM
micrographs containing the SAM, the bare metal and a Faraday cup within the same
SEM field, as shown in Figure 2-5. All imaging was carried out in a Raith 150 SEBL
system with the in-lens detector instead of the off-axis secondary-electron detector, as
the in-lens detector corresponds closer to the secondary-electron yield of a material.
The Faraday cup yields no returning signal and establishes a true zero level. The
bare metal samples (or reference samples) used in the experiments are identical, and
the true metal signal level is the same from micrograph to micrograph and a scaling
factor is established, as sketched in 2-6. The true SAM signal level is obtained by first
subtracting the zero level from the measured SAM signal and then multiplying the
SAM signal by the scaling factor.
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Metal/Reference Sample
Figure 2-5: SEM micrograph used to measure the signal levels from a SAM-covered
metal surface. The concurrent imaging of the Faraday cup, SAM and the reference
sample enables comparisons between different micrographs containing different SAMs.
The actual signal level calculated is averaged over a large area to improve accuracy.
A sketch of a line scan across the SEM micrograph and calculations for obtaining the
true signal level is shown in 2-6
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scaling factor =
true SAM level =
reference level - zero level
pre-set level
SAM level - zero level
scaling factor
bare metal
SAMs on metal
SAM level Faraday cup
This signal should be
identical from image to
image since the substrate is
identical and is achieved by
applying a scaling factor
zero level
'4-
reference level
lateral direction
Figure 2-6: A sketch of a line scan across the SEM micrograph shown in 2-5. The
reference sample, which is identical in every experiment, provides the same true level
from micrograph to micrograph and a scaling factor is established. The true signal
level of the SAM is obtained by first subtracting the zero level from the measured SAM
signal, and then multiplying the SAM signal with the scaling factor. The zero level
and scaling factor will vary from micrograph to micrograph, but these calculations
validates comparisons between micrographs.
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2.1.2 Measurements of SAMs on gold
To elucidate the origins of SAM contrast, we studied thiophenol-based SAMs on 100
nm-thick gold with various functional groups (-F, -Cl, -OCH3, -CH3, -OH, -NH2, -
SCH3) attached to the aromatic ring. As the penetration depth of sub-2 keV electrons
in gold is less than 100 nm, the secondary electrons emitted would originate from the
metal and the SAMs.
A 5 nm titanium adhesion layer and then 100 nm Au layer was electron-beam evapo-
rated onto a silicon substrate. The reference bare Au surface was cleaned in UV Ozone
for 10 minutes to remove organic contaminants, and then imaged at 1 keV, 1.25 keV, 1.5
keV, 1.75 keV and 2 keV beside the Faraday cup and SAM-on-gold. SAM deposition
was carried out by immersing the Au-coated substrates for 24 hours in ethanol solutions
containing 1 mM of one of the following compounds: thiophenol, 3-fluorothiophenol,
3-chlorothiophenol, 3-methoxythiophenol, 3-methylthiophenol, 3-aminothiophenol, 4-
mercaptophenol, or 4-(methylthio)-thiophenol. The substrates were then rinsed with
hexane to remove physically-adsorbed SAMs and dried with nitrogen. To prevent
contamination, samples were kept under vacuum when stored and transported.
Normalized SE signal levels from the eight different SAMs-on-gold are shown in Figure
2-7, where the signal level is normalized to the signal level obtained from a bare gold
surface (which is given the value of 1.0). A majority of the SAMs-on-gold had lower
signal levels than bare gold, i.e. most SAMs lower the secondary-electron emission from
the surface. A notable exception is 3-methylthiophenol, which has a higher signal level
than bare gold at energies 1.25 keV and above. The reason for this SE enhancement
is currently unclear.
It was shown by Saito et. al. that the signal levels from n-octadecyltrimethoxysilane
(ODS), n-(6-aminohexyl)-aminopropyltrimethoxysilane (AHAPS), 4-(chloromethyl)-
phenyltrimethoxysilane (CMPhS) and heptadecafluoro-1,1,2,2-tetrahydro-decyl-1-tri-
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Figure 2-7: Signal levels of various SAMs on gold measured at incident energies 1 keV,
1.25keV, 1.5 keV, 1.75 keV and 2 keV. The signal levels are normalized to the signal
level obtained from a bare gold surface (which is given the value of 1.0). A majority of
the SAMs-on-gold image are darker than bare gold, and the SAMs appear to suppress
the secondary electron emission from the gold surface. One notable exception is the
SAM formed by 3-methylthiophenol, which has a higher signal level than bare gold at
energies 1.25keV and above.
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methoxysilane (FAS) correspond with the lowest unoccupied molecular orbital (LUMO)
levels at incident energies around 0.6 keV, with SAMs having higher LUMO levels
producing higher signal levels[20]. The signal levels however did not correlate with
highest occupied molecular orbital (HOMO) levels. To determine whether this corre-
lation holds true at energies 1 to 2 keV, HOMO and LUMO levels of the eight SAMs
used in the present study were calculated using B3LYP/6-31G(d) in GAMESS by Dr.
Jose Lobez from Prof. Swager's group at MIT[22].
Figure 2-8 shows plots of the signal levels of the SAMs versus LUMO levels at incident
energy 1 keV, 1.5 keV and 2 keV. There appears to be minimal or no correlation be-
tween the calculated LUMO levels and the signal levels. Comparisons with the HOMO
levels of the SAMs also did not reveal any correlation between the measured signal lev-
els and the signal levels. In-depth theoretical studies into the correlation between the
signal levels and SAM properties (functional groups, surface potential, surface energy,
molecular ordering etc.) are beyond the scope of this thesis. It should also be noted
that the relative signal levels from the SAMs vary at different incident energies and
currently cannot be explained solely by individual molecule properties. Secondary-
electron emission does depend on incident electron energy [21], but understanding of
how the emission is influenced by SAM properties is at present incomplete.
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Figure 2-8: Plots of measured signal levels of the SAMs against their calculated LUMO
levels at incident energies of 1, 1.5 and and 2 keV. Unlike Saito et. al., there ap-
pears to be minimal or no correlation between the measured signal levels and the
LUMO levels of the SAMs at all energies. The SAMs in increasing LUMO levels are 3-
chlorothiophenol, 3-fluorothiophenol, 4-hydroxythiophenol, 4-(methylthio)-thiophenol,
thiophenol, 3-methylthiophenol, 3-methoxythiophenol, and 3-aminothiophenol.
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2.1.3 Measurements of SAMs on aluminum and titanium
Gold is ill-suited as part of a fiducial grid for SPLEBL due to its high electron scat-
tering; thin layers ( 10 nm) of metals such as titanium (Ti) and aluminum (Al) are
more suitable. It should be noted that the SAM formed by APTES on aluminum was
previously used by Samantaray et. al. to demonstrate that simultaneously obtaining
a good SNR and electron transparency at low-energies is possible.
Signal levels from SAMs on Ti and Al were measured initially with the metal suffi-
ciently thick ( 100 nm) so information about the SAM itself could be extracted. Ti-
tanium and aluminum with a thickness of 100 nm was electron-beam evaporated onto
a silicon substrate, and then immersed for 24 hours in bis[3-(triethoxysilyl)propyl]
tetrasulfide (BTESPTS), (4-chlorophenyl)triethoxysilane (CPTES) or amino-propyl-
triethoxy-silane (APTES). The samples were then rinsed in hexane, blown dry with
nitrogen and imaged.
The measured signal levels of bare Al, bare Ti and the SAMs on both metals are shown
in Figure 2-9. BTESPTS-on-Ti provided the highest signal level and substantially
exceeds that of the previously reported APTES-on-A[17]. The largest jump in signal
levels originates not only from the choice of SAMs but also from the change in the
metals, from Al to Ti.
All the three SAMs-on-Al have lower signal levels than bare Al but this effect is reversed
for the case of Ti, where SAMs deposited on Ti result in a higher signal level. These
SAMs seem to enhance the secondary electron emission from Ti but suppresses it in Al,
and the measurements suggest that the origins of SAMs contrast cannot be based solely
on SAM properties. Properties of the underlying metal and the presence or absence
of native oxide layers should also be considered, and the SAM/metal oxide/metal be
viewed as one system.
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Figure 2-9: Measured signal levels of bare aluminum (Al), bare titanium (Ti), and
bis[3-(triethoxysilyl)propyl]-tetrasulfide (BTESPTS), (4-chlorophenyl)-triethoxysilane
(CPTES) and amino-propyl-triethoxy-silane (APTES) on both metals. BTESPTS-on-
Ti provides the highest signal level and substantially exceeds that of the previously
reported APTES-on-Al.
54
1.2 -
01.0
0.8
Z0 .6
0.4 -
0.2
~L)
----- 
-
V
N Bare Al
1 Bare Ti
- -- -- -- --- -- -- -- - ------
- - -- - --
-7
r-r
-T - - -
For a SPLEBL grid signal, another important metric is the contrast, defined as the
difference between the SAMs-on-metal and bare metal signal levels divided by the sum
of both signal levels. Figure 2-10 plots contrast between BTESPTS-on-Ti and bare Ti
as well as APTES-on-Al and bare Al, and cross-combinations thereof. BTESPTS-based
SAMs are especially promising grid materials, due to their ability to simultaneously
enhance the emission on titanium and suppress emission in aluminum and thus increase
the difference in signal levels. From the data shown in Figure 2-10, one could imagine
that a SAM-covered grid layer of Ti on top of a continuous layer of Al would provide
maximum contrast and high signal levels.
It should be noted that the contrast values in Figure 2-10 were calculated using
measurements involving SAMs-on-100 nm-thick metals; using thinner resists are ex-
pected to result in lower signal levels. Measurements of BTESPTS/5nm-Al/15nm-
PMMA/silicon and BTESPTS/5nm-Ti/5nm-Al/15nm-PMMA/silicon were taken. The
former produces a signal level of 1.0885 and the latter 1.1285 at 2 keV (with a signal
level of one corresponding to the signal level of a silicon substrate with native oxide),
resulting in a contrast value of 0.00333.
A layer of 15 nm-thick poly-methyl-methacrylate (PMMA) electron-beam resist with
a molecular weight of 2200K was spin-coated on a bare silicon substrate. This was
followed by a bake at 185 C for 1 hour. Aluminium at a thickness of 5 nm was then
evaporated on top of the PMMA. A silicon nitride mask in the form of a grid with 400
nm period in one direction and 1 m in the other direction was suspended 3 m above
the substrate, and 5 nm-thick Ti was evaporated onto the substrate, as depicted in
Figure 2-11. The Ti-patterned substrate was then immersed in BTESPTS, rinsed in
hexane, and blown dry with nitrogen. A micrograph of the resulting grid is shown in
Figure 2-12.
The point spread function, which plots the spatial distribution of the energy deposited
55
Contrast =
difference in signal levels
sum of signal levels
BTESPTS-Ti/BTESPTS-Al
F-
-------------- A-----
BTESPTS-Ti/Ti
--------------------- --   -- --- A
____-- - APTES-Ti/Ti
------ ---- 9
APTES-AI/Al
1.9 2.1
Incident Electron Energy (keV)
Figure 2-10: Plots of signal contrast between (i) APTES-on-Al and bare Al, (ii)
APTES-on-Ti and bare Ti, (iii) BTESPTS-on-Ti and bare Ti, (iv) BTESPTS-on-
Al and bare Al, and (v) BTESPTS-on-Ti and BTESPTS-on-Al. BTESPTS on both
metals are preferable to APTES, and BTESPTS-on-Ti/BTESPTS-on-Al provides the
best contrast.
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Figure 2-11: A schematic of the fabrication of a SPLEBL grid. Poly-methyl-
methacrylate (PMMA), 15nm-thick, was first spin coated on top of a silicon substrate.
Al, 5 nm-thick, was then evaporated on top of the resist. A shadow mask, fabricated
using interference lithography, was suspended above the substrate and 5nm-thick Ti
was evaporated onto the substrate. BTESPTS was then deposited on top of the Ti-Al
layers.
Figure 2-12: A SEM micrograph of a fabricated SPLEBL grid, using the process
described in 2-11. The brighter regions correspond to BTESPTS-covered titanium,
and the darker regions correspond to BTESPTS-covered aluminium.
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Figure 2-13: Simulated point spread function (PSF) at the bottom of 15 nm-thick
PMMA resist using: 5 nm-thick Al, 5 nm-thick Ti, and both metals together on top
of the resist. The distribution broadens with increasing atomic number and increasing
thickness, which in turn will result in a slight loss of resolution and increased line-
edge-roughness.
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into a material by a beam of electrons exposing a stationary spot, is useful in evaluating
the effects of the SPLEBL grid on resolution. Based on the measurements of SAMs
on titanium and aluminum in Figure 2-9 and Figure 2-10, using BTESPTS-on-Ti or a
BTESPTS covered Ti grid on a continuous film of Al would produce better signal levels
and contrast than APTES-on-Al. This improvement in signal level and contrast comes
at a cost: the use of the higher atomic number Ti results in a slight loss in resolution.
This is shown by simulating the point spread function (PSF) at the bottom of the
resist, with an incident electron energy of 2 keV and beam spot size of 8 nm[23, 24].
Figure 2-13 is a plot of the PSF in the PMMA resist in the presence of a 5 nm-thick
Al layer, 5 nm-thick Ti layer and both layers. The energy distribution broadens with
increasing atomic number and increasing thickness, and this broadening is expected to
result in a slight loss of resolution and increase in line edge roughness.
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2.1.4 Neon-ion beam lithography
For photonic crystals fabrication, both throughput and accurate pattern placement
are needed. It has been shown in the previous section that positional accuracy could
be obtained via spatial-phase locking. The challenge of throughput was addressed by
switching to low-energy electrons. For instance, patterning nester L-lines at 30keV is
16 x slower than at 2keV[?]. Is it possible to further improve the throughput? The
answer lies in the stopping power of a particle, which is defined as the rate a particle
transfers its energy to the resist[16]. A higher stopping power corresponds to a more
efficient exposure.
Stopping power is dependent on the velocity (not energy) of the incident particle, and
the non-relativistic relationship between a particle's energy, E and its velocity, v is
simply E = 0.5mv 2 , where m is the mass of the particle. For electrons in the keV
range typically used for EBL, the stopping power increases with decreasing velocity
and hence decreasing electron energy. There is, however, a limit to reducing electron
energy and velocity exists; using sub-1keV electrons for high-resolution lithography is
in many instances impractical due to the finite penetration depth (see Figure 2-14),
increased spot size, increased aberrations and the proportionally stronger effect of stray
fields.
Ions, which have higher mass than electrons, would possess a much lower velocity than
that of an electron at a given landing energy. This means that compared to electrons,
helium ions are about 7297x heavier and about 0.0117x slower. Similarly, neon ions
are about 18556x heavier and 0.0073x slower than electrons.
Thus, a possible way to increase efficiency is to switch to ions. Recently, a gas-field ion
source (GFIS) for helium was modified for operation with neon and the feasibility of
neon-ions for high-resolution, high-throughput lithography was evaluated [25]. A neg-
ative electron-beam resist, hydrogen silsesquioxane (HSQ), was spin coated on silicon
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Figure 2-14: Simulation of electron trajectory in PMMA, at 30keV and 1keV incident
electron energies. The penetration depth of the electrons at 1keV is significantly less
than that of 30keV, and would severely restrict the thickness of the resist used for
exposure. Ultra-thin resists in turn introduces challenges during subsequent pattern
transfers.
substrates. No post-bake steps were performed and the resist was exposed to 20keV
neon-ions. After the exposure, the samples were developed using salty developer for
5 minutes and then rinsed under de-ionized water [26]. The resultant structures are
shown in Figure 2-15. Dense lines, 7nm-wide at 15nm-pitch, were successfully pat-
terned using a dose of 5 ions/nm. In terms of throughput, a 20keV neon-ion is around
3 x more efficient than a 2keV electron.
Thus, it is logical to consider combining spatial-phase-locking with ion-beam based
lithography to further obtain increased throughput and pattern placement accuracy
(Spatial-phase-locked ion-beam lithography). As with SPLEBL, the accuracy of the
pattern placement will be limited by the signal-to-noise ratio (SNR) of the reference
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Figure 2-15: SEM images of structures patterned with 20keV neon ions. HSQ, 16nm-
thick, was spin coated on silicon and exposed to neon-ions without pre-baking steps.
Samples were developed using salty developer for 5 minutes and then rinsed with DI
water. a)dense lines patterned at 19nm-pitch and b)dense lines patterned at 14nm-
pitch.
grid. The SNR for an ion-beam is predicted to be better than that of an electron-beam.
This is because -the ion-beams scatters less than an electron beam, so the secondary-
electron (SE) signal contains less secondaries that are generated away from the primary
beam's impact point[27]. These secondaries (SE2 and SE3) do not contain information
and contribute to the noise instead. This is significant because less than 10% of the
total SE signal collected consists of the information-carrying SEl[27]. Thus, using ions
instead of electrons would result in an increase in SNR and thus improve the estimation
of the beam position.
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2.2 Thermal scanning probe lithography
When large areas of fully periodic (defect-free) photonic crystals are desired, it is logical
to utilize interference lithography instead of electron beam lithography. As shown in
Figure 2-16, interference between two or more light beams results in the formation of
a standing wave over large areas on a photosensitive resist. This method is fast due to
its parallel nature, and is capable of patterning cm-sized areas on the order of minutes.
A micrograph of the resultant pattern, transferred into silicon, is shown in Figure 2-
17. A significant drawback is that interference lithography is capable of patterning
only fully periodic structures, and is ill-suited to produce slightly shifted patterns as
described in Figure 2-2. However, one can envision using interference lithography to
form a basic 'template' of photonic crystals. A complementary form of lithography,
thermal scanning probe lithography, could then be used to non-destructively align to
this pre-existing template, and modify as necessary to produce devices as shown in
Figure 2-18.
Probe-based microscopy, such as the atomic force microscope and scanning tunnelling
microscope, is widely established and capable of imaging with sub-10nm resolution.
Probe-based lithography, however, is relatively unexplored, particularly compared with
the amount of attention that optical and charged-particle lithography have received.
Investigations were first started by Dagata and coworkers in 1990 when they used an
STM tip to oxidize a hydrogen-terminated silicon surface[28]. Since, probes have been
used to mechanically, chemically, thermally, electrically or a combination thereof to
modify surfaces.
In thermal scanning probe lithography (STPL), a sharp tip at the end of a cantilever
is resistively heated to high temperatures and then brought into close proximity to a
substrate surface[29, 30]. As shown in Figure 2-19, an applied voltage between the
tip and the substrate bends the tip towards the substrate surface. When it comes in
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Beam I Beam 2
Figure 2-16: Schematic of a two-beam interference lithography system. Inteference
between the two beams produces a standing wave (denoted in red) on the photosensitive
resist. Because the pattern is formed over the entire substrate at the same time, the
exposure duration is very short (typically on the order of minutes). The pitch of the
standing wave is proportional to the wavelength of the beam and inversely proportional
with 2sin(O). Because the periodic pattern is exposed simultaneously, it is ill-suited
to produce irregular patterns.
contact with the resist (on the substrate surface), the heated tip decomposes the resist
into gaseous components. The resistive heater is typically heated to around 700'C but
the resist surface will be around 350'C due to the finite thermal resistance between the
tip and the resist polymer. A section of the resist, conforming to the contours of the
tip, is hence removed. The probe withdraws from the resist once the applied voltage is
removed. By pulsing the voltage and scanning the stages in a timely manner, desired
structures are thermo-mechanically transferred into the resist.
Patterning via scanning thermal probe lithography into a highly volatile polymer layer,
polyphthalaldehyde (PPA), has been demonstrated previously [30]. Advantages of this
thermal scanning probe lithography are listed below:
1. Decomposition of the organic resist PPA occurs quickly on the microsecond time
scale due to self-amplified decomposition. This time scale is comparable to ex-
posure times of individual pixels in electron-beam lithography.
2. Patterning is thermo-mechanical in nature and does not suffer from particle-
scattering induced proximity effects or diffraction, as in beam- or optical-based
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0** slim
Figure 2-17: A scanning electron micrograph of an interference-lithography-produced
pattern, transferred into silicon.
resist
Figure 2-18: A proposed process flow to introduce defects into an interference lithogra-
phy patterned substrates. The patterned substrate is coated with a resist. The resist
is selectively exposed and used as a mask to transfer this pattern into the substrate.
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Figure 2-19: Schematic of a thermal scanning probe lithography tool. An applied
voltage bends the tip of a heated probe towards a substrate. The resist that is heated
by the tip sublimates into gaseous components. By scanning the stages and repeatedly
pulsing the voltage, it is then possible to form structures within the resist.
lithography.
3. The probe also can be used for imaging purposes without patterning or affecting
the resist itself, and this can be performed during the write itself.
It is this imaging capability that could, in principle, be complementary to interference
lithography for photonic crystal fabrication. The high sensitivty of the probe to sub-
surface features would allow imaging of the underlying photonic crystal structures
without exposing or adversely affecting the resist itself. Alignment to the photonic
crystal pattern could thus be carried out accurately without the need of additional
alignment markers, and patterns are then selectively transferred from the patterned
PPA into the underlying photonic crystal material.
Unlike conventional optical or beam-based lithography whereby a chemical profile is
patterned into the resist and sections of the resist selectively removed via wet develop-
ment (see Figure 2-20a), further transfer of this TSPL-based pattern from PPA into
other materials is challenging. This is due to
* the contour of probes that produces sloped sidewalls in PPA. Sidewall angles are
thus determined by the profile and sharpness of the tip itself.
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" the mechanical nature of the lithography which leaves PPA residues at the bot-
tom of the polymer layer. The patterning depth is typically a fraction of the total
resist thickness. This is necessary to prevent collisions between the tip and the
hard substrate beneath the resist, which would quickly lead to tip degradation
and destruction.
" the low etch resistance of PPA in gas plasmas, as the radicals and ions within
the plasma quickly attack the highly reactive PPA.
For thermal scanning probe lithography to be complementary to interference lithog-
raphy for photonic crystal applications, it is necessary to develop and demonstrate a
viable etching process that allows the eventual transfer of the pattern from PPA into
underlying structures. This is particularly challenging for high resolution nanostruc-
tures as the PPA must to be very thin (around 20nm) and can be written at most
15nm-deep into the layer.
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2.2.1 Design of a tri-layer etch stack
A schematic of a tri-layer etch process for thermal probe lithography is shown in Fig-
ure 2-20b. It consists of 50nm-thick highly cross-linked polymeric hard mask HM8006,
4nm-thick sputtered silicon dioxide (SiOx) and 20nm-thick PPA. All etching was per-
formed using a Oxford Plasmalab RIE using a graphite plate.
The thickness of the HM8006 layer (50nm) was chosen to be in compliance with the
ITRS roadmap for resist thickness until 2017. The thickness of the sputtered oxide was
determined by the conditions needed to reliably transfer a pattern into the HM8006
layer. Similarly, the etch selectivity between PPA and SiOx dictate that at least 3 to
4nm-thick PPA is required to reliably transfer patterns from PPA in the oxide mask.
As physical patterning by heated probes generates sloped profiles that do not extend
to the bottom of the resist, it is necessary to first thin down the PPA after patterning,
as depicted in Figure 2-20. It should be noted that shallower patterns produce higher
resolution structures, while thinning the PPA down to the steepest section of the
probe-produced indentations significantly reduces the amount of line-edge roughness
after pattern transfer. Thus, the written patterns were chosen to be between 6nm
and 8nm deep to obtain high resolution and low line-edge roughness. An initial PPA
thickness of 20nm was used to reduce accidental collisions between the probe and the
oxide hard mask.
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Figure 2-20: A comparison of lithography and pattern transfer processes between
standard lithography and thermal probe lithography. a) Schematic of the standard
lithography and pattern transfer process. A chemical profile is generated in a resist
via optical or beam-based methods, and subsequent development selectively removes
part of the resist. The profile of the patterns in the resist is typically vertical and
the interface between resist and underlying material is exposed. b) Schematic of a tri-
layer process for thermal probe lithography, consisting of 50nm-thick HM, 4nm-thick
sputtered SiOx and 20nm-thick PPA. Physical patterning by heated probes generates
sloped profiles that do not extend to the bottom of the resist. The resist is first thinned
down to selectively expose the SiOx, and then the pattern is transferred into SiOx and
the underlying HM layer. Due to the etch selectivity between PPA and SiOx, 3nm-
to 4nm-thick PPA is required to reliably transfer the pattern from PPA into SiOx.
Patterns should be then be 6nm to 8nm deep to obtain the steepest section of the
sloped profile and low line-edge roughness. An initial PPA thickness of 20nm was
chosen to avoid accidental collisions between the probe and the oxide hard mask.
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Table 2.1: List of important parameters used during individual RIE steps. All etches
were performed in the Oxford RIE Plasmalab 80 with a graphite plate. The critical
step that determines resolution and line edge roughness is the first step, whereby the
PPA is thinned down using a mixture of oxygen and nitrogen. Nitrogen is used as
a dilutant to significantly slow down the etch rate of PPA, thus enabling nanometer-
precision control of the final thickness.
Etched Etch Gases Power Pressure Etch Mask Initial Final
layer mask used (W) (mT) rate etch surface surface
(nm/min)rate rough- rough-
(nm/min)ness ness
(nm) (nm)
PPA - 02 and 10 15 10.5 - 0.298 0.323
N 2
SiOx PPA CHF 3  100 15 14.0 7.0 0.268 0.557
HM SiOx 02 20 15 19.5 negligible- -
2.2.2 Etch rate measurements
Etch rate measurements were obtained using samples that were spin coated (for HM8006
and PPA) or sputtered (for 4nm SiOx). A sharp clean scalpel was used to remove sec-
tions of the polymer and atomic force microscopy (AFM) was used to determine the
initial height and surface roughness of the layer. Post RIE, the AFM was used to mea-
sure remaining thickness at the exact same location scanned previously. Selectivity
was obtained by etching both the etch mask and the to-be-etched material on separate
substrates and measuring the initial and final thickness via AFM. A summary of all
important parameters and results used during individual RIE steps is shown in Table
2.1.
Step 1: Thinning PPA to expose oxide interface
The critical step that determines feature resolution and line-edge roughness is the first
step, whereby the PPA residue is removed and the layer is thinned down to 3nm using
RIE. The high etch rate of PPA in the presence of oxygen radicals and the need to
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reduce the thickness of PPA with nanometer precision presents a challenge. Low power
and low pressure (15mT is the minimum pressure allowed in the Plasmalab RIE) was
used to reduce the ion flux density as well as the kinetic energy of the reactive species.
The resultant etch rate was still unacceptably high, and nitrogen was then added as a
dilutant to significantly reduce the amount of reactive species at any moment in time.
An oxygen-to-nitrogen ratio of 1:4 produced an acceptable etch rate of 10.5nm/min
and a micrograph of a post-thinned pattern is shown in Figure 2-22. Another param-
eter important for probe-produced patterns in PPA is the resultant surface roughness
post-thinning, as a high surface roughness after thinning is prone to pinholes in the
subsequent etches.
Step 2: Pattern transfer from PPA to SiOx
The next step involves transferring the PPA pattern into the SiOx hard mask using
pure CHF3 . It is desirable to obtain high selectivity due to the low thickness and low
hardness (comparable to PMMA) of the PPA mask. Etching with pure CHF 3 at 100W
and 15mT produces an etch selectivity of 1:2 between the PPA mask and the oxide.
It is possible to obtain higher selectivity by increasing the power from 100W to 200W
but higher power also results in unacceptable amounts of surface roughening, leading
to pinholes in the final structure. This surface roughening can be reduced by im-
proving the thermal conductivity between the substrate and the graphite plate, which
reduces the temperature increase of the resist surface during the RIE process. As the
decomposition of PPA is thermally activated, a reduction in resist surface temperature
corresponds to an increase in etch resistance. Graphite paste was used to improve the
conductivity between the substrate and the graphite plate, and thus significantly re-
duced surface roughening. This was done by mixing graphite powder with isopropanol
and applying it between the substrate and the graphite plate with a brush. However,
this process occasionally introduced fine particulates onto the substrate which would
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Figure 2-21: An AFM scan of the exact same location prior to RIE etching and post-
etching. Note the kinks and defects along the edge of the polymers which allow for
easy recognition of the site scanned previously.
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Figure 2-22: SEM micrograph, using a low acceleration voltage, of a patterned sub-
strate after the first oxygen and nitrogen thinning step. The removal of PPA residue
has now exposed the interlayer, which can then be selectively etched in the next etch
process. The bright areas correspond to the sputtered SiOx, while the darker area
corresponds to the remaining PPA.
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interfere with the etching, as shown in Figure 2-23, and was eventually discontinued.
Step 3: Pattern transfer from SiOx into HM8006
In the final step, the pattern is transferred into HM8006 using pure oxygen at 20W
and 15mT. The power was chosen to provide close to vertical sidewalls, while not
significantly sputter or remove the oxide hard mask.
74
Figure 2-23: A scanning electron micrograph of nested L-lines in HM8006 layer.
Graphite paste was used during etching, and the inadvertent introduction of fine
graphite particulates onto the substrate surface resulted in unwanted islands of
HM8006.
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2.2.3 Pattern transfer resolution and line edge roughness
A dual-tone pattern was chosen to demonstrate the versatility of this lithographic
method. It consists of long horizontal lines of 1, 2, 3, 5, 10 and 14 pixels wide and
nested L-lines of pitches of 6, 8 and 10 pixels, with the inverse of this pattern placed
adjacently. This pattern was written 6-8nm deep in PPA with a pixel pitch of 9.2nm
in a raster manner with a tip heated to ~630 'C, as shown in Figure 2-24a. The black
regions correspond to 8nm below the PPA surface.
Figure 2-24b is a SEM micrograph of the same pattern after the pattern transfer
process as described in previous sections. A few of the inverse long lines were removed,
presumably due to the slight isotropy in the final oxygen etch. Figure 2-24c, d, e,
and f are enlarged SEM images of the 55nm-pitch L-lines, inverse 55nm-pitch lines,
73nm-pitch lines and the inverse, respectively. The non-orthogonality of the L-lines
originates from a slight misalignment between the two lateral mechanical stages.
Figure 2-25 is an enlarged SEM micrograph of the long lines in HM layer on a silicon
substrate shown in Figure 2-24b. The step size between each indentation was 9nm and
number of pixels in the lines (from top to bottom) is 1, 2, 3, 5, 10 and 14, respectively.
The width of the top single pixel line is 25.5nm, and the relationship between the
number of scan lines and the resultant line width is relatively deterministic. Patterning
lines of n pixels simply widens the width integer multiples of the step size, and can be
calculated adding (n-1)*(step size) to the width of a single pixel line. This is plotted in
Figure 2-26 using circular markers and fitted linearly (solid line). The two remaining
circular markers are the line widths calculated from the inverse lines.
The dashed-line with diamond markers represent the line-edge roughness (LER) calcu-
lated from each line and is less than 2nm for all lines. The average line-edge roughness
is 1.09nm. This was obtained by calculating the standard deviation of the edge from a
straight line, and averaging over the upper and lower edge. It can be seen that the up-
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Figure 2-24: (a) is an AFM scan of the structures patterned in PPA, obtained during
the lithography process. Figure (b)-(f) are SEM micrographs of patterns written by
thermal scanning probe lithography and subsequently etched using the steps described
previously. (b) A dual-tone pattern consisting of nested L-lines and long lines, and
the inverse of the pattern are written. The half-pitch of the nested L-lines are 55nm,
73nm and 92nm from left to right. Enlarged micrographs of the nested L-lines are also
shown: (c) and (d) are 55nm -pitch lines and the inverse; (e) and (f) are 73nm-pitch
lines and the inverse.
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Figure 2-25: An enlarged SEM micrograph of the long lines patterned and transfer
etched into HM8006 in Figure 2-24b. The step size between each indentation was
9nm and number of pixels in the lines (from top to bottom) is 1, 2, 3, 5, 10 and 14
respectively. The width of a single pixel line is 25.5nm. Patterning lines of n pixels
simply widens the width integer multiples of the step size, and can be calculated adding
(n-1)*(step size) to the width of a single pixel line.
per edges of the lines have lower LER than the lower edges, and this can be attributed
to the tip partially mechanically pushing the resist to the side. Possible improvements
include changing the writing direction from a serial manner to a spiral manner.
To understand the dependence of resolution on tip-patterning depth, a complex pat-
tern containing single-pixel lines with varying depths was written into PPA and then
transferred into the underlying HM layer. Measurements of the pattern in the PPA
(before etching) and the HM layer (after etching) are taken, as depicted in Figure 2-27.
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Figure 2-26: The width of the resultant lines plotted against the number of the pixels
used to write the line, plotted using circular markers and fitted linearly. The two
remaining circular markers are the line widths calculated from the inverse lines. The
dashed-line with diamond markers represent the line-edge roughness calculated from
each line.
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The measurements in PPA are taken at a depth of 3nm to correspond to the first step
of thinning the PPA down to 3nm-thick. Figure 2-28 plots the width of single pixel
lines read during the patterning of PPA and the width of the same single pixel lines
after the pattern transfer plotted with respect to the depth of the lines. Increasing
the depth of the patterns results in broader lines, and demonstrates the importance of
controlling the depth of indentations across the entire pattern. The difference in line
widths before and after etching indicates that the dry etching process is not entirely
anisotropic.
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Figure 2-27: Measurements of the pattern in the PPA (before etching) and the HM
layer (after etching) to understand the dependence of resolution and depth. A complex
pattern containing single-pixel lines with varying depths was written into PPA and
then transferred into the underlying HM layer.For the measurements in PPA, it is
measured at a depth of 3nm to correspond to the first step of thinning the PPA down
to 3nm-thick.
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Figure 2-28: Plot of the width of single pixel lines read during the patterning of PPA,
and the width of the same single pixel lines after the pattern transfer, plotted with
respect to the depth of the lines. Increasing the depth of the patterns results in wider
lines, and demonstrates the importance of controlling the depth of indentations across
the entire pattern. The difference in line widths before and after etching indicates that
the dry etching process is not entirely anisotropic.
82
+ 4Line width in HM
2.2.4 Patterning parameters
The quality of the final structure in HM8006, in terms of resolution and line-edge
roughness, depends on both the quality of the pattern in PPA and the dry etching
process. For the former, parameters include:
" tip sharpness and opening angle. A sharper tip with smaller opening angle would
produce a steeper profile, which would reduce the amount of variability during
the thinning step.
* control of patterning depth, which is dependent on the stiffness constant of the
probe.
" the electrostatic pulse duration, or dwell time per pixel, as shown in 2-29
Etching parameters important for transferring probe-based PPA patterns include:
" surface roughness. Reducing the amount of surface roughness produced dur-
ing the individual etch steps reduces the likelihood of inadvertantly producing
pinholes.
" selectivity between the etch mask and the underlying material, which improves
the reliability of the etches.
" anisotropy of the etch.
" slow etch rate to enable nano-meter precision control.
" thermal conductivity between the substrate and the plate.
It would be possible, in principle, to obtain resolution better than 55nm-pitch by using
a combination of stiffer and sharper probes, cryo-etching to increase the etch resistance
and selectivity of PPA to SiOx, and thinner PPA films.
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Figure 2-29: An illustrative SEM example of the effect of applying inaccurate (left) and
correct (right) dwell times. Note the difference in duty cycle between the horizontal
and vertical lines. When dwell times are too short, there is insufficient time for the
probe to mechanically lift away from the resist before the stage moves to the next
location. As a result, additional material from the adjacent location is unintentionally
removed (left).
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2.3 Summary
The fabrication requirements for large-area photonic crystal slabs are stringent: fab-
ricating arbitrary patterns with good pattern placement accuracy over large areas
in crystalline, high-index materials with reasonable throughput. Two alternate pat-
terning philosophies were presented: patterning in a serial manner (electron-beam
lithography) or in a parallel manner (interference lithography).
For electron-beam lithography, pattern placement accuracy and reasonable throughput
can be achieved using low-voltage SPLEBL. SPLEBL uses the interaction between
the primary beam and a reference grid (placed on top of the resist) to produce a
periodic SE signal, and the SE signal is used to estimate the location of the beam.
Applying SPLEBL to low electron energies require the development of a suitable grid,
and a systematic investigation of a suitable SAMs grid is carrier out. A method
enabling the comparisons of SAMs signal levels from micrograph to micrograph was
developed. This was followed by a quantitative study of various SAMs on gold, and
results of previous studies were quantitatively refuted. Signal levels do not depend on
either LUMO or HOMO levels, and results suggest that the origins of SAMs contrast
cannot be based solely on SAMs propoerties. Properties of underlying metal and the
presence or absence of native oxide layers should also be considered and the SAM/metal
oxide/metal should be viewed as a single system. Further measurements of SAMs on
Ti and Al were carried out, and an appropriate grid was identified. A process was
developed to fabricate the BTESPTS/Ti/Al composite grid, and the effects of this grid
on resolution was investigated using simulated point-spread functions. The challenge
of further improving throughput was addressed by studying the use of neon-ions for
high-resolution, high-throughput lithography and the concept of spatial-phase-locked
ion-beam lithography is proposed.
Thermal scanning probe lithography (TSPL) is proposed as a complementary lithog-
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raphy technique to interference lithography. Large-area periodic structures are first
quickly patterned using IL. TSPL is then used to non-destructively image and align
to the underlying structures, and remove selective parts of a resist. The key difficulty
is in transferring TSPL-fabricated patterns into underlying material, and therefore a
reliable tri-layer stack is designed. The etch rates and selectivity of each layer are
measured and important parameters, such as surface roughness and wafer's thermal
conductivity were identified. A dual-tone structure was patterned in PPA, and then
transferred into the underlying HM8006 layer. Nested L-lines at 55nm-pitch were suc-
cessfully transferred into the underlying material, with line-edge roughness of about
1nm. The effects of initial patterning depth on the resultant structure is studied, and
important lithographic and etching parameters are identified.
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Chapter 3
Fabrication advancements for 3D
photonic crystals
The fabrication requirements and challenges for 2D photonic crystals (2D-PC) have
been described in detail in Chapter 2, and are summarized below:
1. Capable of patterning nanoscale structures coherently over large areas.
2. The photonic crystal pattern is in high-index and preferably crystalline material.
3. Be able to incorporate arbitrary defects within the photonic crystal.
4. Have reasonable yield.
One faces the same challenges when fabricating 3D photonic crystals (3D-PC) that op-
erate at optical and near infra-red frequencies, with an additional requirement: overlay.
A 3D-PC, which contains periodic changes in index of refraction in all three spatial di-
mensions, can be viewed as consisting of multiple layers of 2D-PCs stacked one on top
of another. The woodpile structure, for example, consists of rods periodically spaced
in all three dimensions, as shown in Figure 3-1 and also in cross-section in Figure 3-2.
This structure can be thought of as consisting of four layers of periodic gratings, with
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each layer rotated and offset from the previous layers. Overlay concerns the ability to
accurately position these layers relative to each other. Unlike electronic devices where
only an electrical contact between different layers are necessary, an unwanted shift of a
quarter period would lead to failures in photonic devices [7]. This translates to overlay
accuracy of tens of nanometers between layers for visible/NIR photonic crystals [31].
Despite efforts by many, fabrication challenges remain a significant impediment to the
progress of 3D-PC. In 1997, Joannopoulos et. al. wrote that 'it will be necessary for
experimentalists to overcome the challenges associated with the fabrication of small
intricate three-dimensional periodic structures with feature sizes of less than 1lym'.
This is no different from comments from other researchers in the field in 2013 that the
'lack of design principles.. .as well as advancements in the fabrication technology nec-
essary for the realization of large-area, defect free three dimensional photonic crystals'
[32, 33].
In this chapter, a review of the common methods utilized over the last decade and a
half to realize optical and NIR 3D-PC are presented in Section 3.1. An alternative
fabrication method, called the membrane stacking approach, is described and the ad-
vantages of membrane-on-a-carrier approach is discussed. A 3D-PC design, compatible
with and optimized for the membrane stacking approach, is presented. This is followed
by a fabrication process based on the membrane-on-carrier strategy.
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Figure 3-1: Schematic of the woodpile photonic crystal structure. The unit structure
in the vertical direction consists of four layers (colored brown, blue, green and purple
respectively), and each layer is rotated 900 and offset by half a period from the previous
layer.
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Figure 3-2: Cross-section schematic of a woodpile structure containing a single period
in the vertical direction. The first and third layer are identical but the third layer is
offset from the first layer by half a period. Similarly the second and fourth layer are
rotated by 90' relative to the first and third layer, and the fourth layer is offset from
the second layer by half a period.
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3.1 Fabrication methods for 3D-PC
Early experimental work in 3D-PC were almost exclusively conducted in the microwave
regime, where the fabricated structures were on the mm-scale. Unfortunately, repli-
cating similar structures on the nanometer-scale has proven to be significantly harder.
There has been various attempts and approaches undertaken over the last one and a
half decade to fabricate nanometer-sized 3D-PCs, with varying degrees of success.
This section reviews a few of the fabrication attempts that have demonstrated some
success in producing functional 3D-PCs operating at the optical and NIR regime.
The following methods are discussed: the layer-by-layer approach, the water fusion
variation based on the layer-by-layer approach, the nano-manipulator approach and
self-assembly. Apart from self-assembly, all other methods are based on the top-down
approach. The general fabrication process is presented, followed by a discussion of
advantages and challenges of each respective approach.
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3.1.1 Layer-by-layer fabrication
Layer-by-layer fabrication refers to the application of existing nanofabrication tech-
nology, used by the electronics industry for integrated chip manufacturing, to produce
3D-PCs. A manufactured chip consists of multiple functional layers (devices, inter-
connects etc.), with each layer fabricated directly on top of the previously-completed
layer in a sequential manner.
The fabrication of a single layer involves multiple processing steps, including but not
limited to: lithography, etching, backfilling, planarization and deposition. A schematic
of the general steps required to produce a single layer is depicted in Figure 3-3. Lithog-
raphy is first applied to generate the desired photonic crystal pattern in resist. The
size, periodicity and complexity of this pattern determine the type of lithography used.
The next step is to transfer the pattern into the substrate; either the pattern is first
transferred into an etch mask between the resist and substrate, or the resist doubles
as an etch mask. For nanosized structures, dry etching techniques such as reactive-ion
etching is preferred over wet etching. The mask is then removed post-etching, and the
voids in the layer is backfilled with material that provides sufficient dielectric contrast
against the substrate material. Material can be backfilled by many methods including
spin coating, electroplating and evaporation. Alternatively, another wafer could be
bonded and thinned down to the required thickness.
The backfilled material is then uniformly removed until the substrate material is ex-
posed, as depicted in Figure 3-3e. This planarization step is usuaully achieved via
chemical-mechanical polishing (CMP) or etching, and enables the subsequent thin-
film deposition of new material on the substrate. This newly deposited material acts
as substrate material for the next layer.
To obtain the next layer, the entire process described must be repeated. There are two
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distinct differences when fabricating the first and successive layers. First, subsequent
lithography must be accurately aligned to the previous layer. For optical and IR
wavelength 3D-PCs, the amount of alignment tolerable is on the order of tens of
nanometers. For instance, the meshpile structure is able to tolerate a maximum of
18.5nm misalignment to maintain a 10% bandgap [34]. Secondly, subsequent etch steps
must be stopped precisely at the interface between the two layers to avoid etching into
the previously completed layer, which is challenging to achieve consistently.
It is apparent that fabrication via layer-by-layer is a tediously long process. At least six
processing steps are needed for the creation of a layer, presuming precise lithography
alignment and etch control. For the woodpile structure, a total of 24 steps is needed
to produce a unit cell! While the chances of a successful processing step is fairly high,
the probability of obtaining a functional device (with every step working) quickly
plummets. Introducing device functionality by integrating other functional photonic
material such as quantum dots additionally complicates the fabrication and further
reduces the likelihood of a successful outcome.
Despite the appalling effort-to-yield ratio, the layer-by-layer method provides several
distinct advantages. The technology, backed by years of research and development
in the electronics industry, is mature and fully capable of wafer-scale production. In
other words, it is able to fabricate nanoscale structures over large areas in high index
and/or crystalline material. Its sequential nature also allows for full control over the
design on the layer level, which is not the case with most bottoms-up/self-assembly
methods.
This method was successfully utilized to produce a Roundy structure, which consists
of successive layers of holes and rods, with designed point defects [35]. A variant
of the layer-by-layer method, dubbed the wafer fusion method, was also successfully
demonstrated with slightly improved yield compared with conventional layer-by-layer
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Figure 3-3: A general process flow for fabricating a photonic crystal layer using the
layer-by-layer method. (a) Lithography is applied to produce the desired pattern in
resist. (b) The pattern is transferred from the resist into the underlying substrate.
The pattern can be first transferred into a hard mask (as depicted) and then into the
substrate, or the resist used directly as an etch mask. (c) The remaining mask and resist
are removed and the substrate cleaned. (d) the voids in the photonic crystal pattern
is backfilled with a different material, by spin-coating, electroplating or deposition.
The material must have sufficient dielectric contrast against the substrate. (e) The
backfilled layer is the thinned down uniformly until it is level with the substrate, either
by chemical-mechanical polishing (CMP) or etching. (f) Material is deposited on top
of the patterned substrate, and is used as starting material for the next layer.
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Figure 3-4: Schematic of the wafer fusion process to fabricate a woodpile structure, as
developed by the Noda group. The yield is better than used in conventional layer-by-
layer method, as the layer-fabricating process is not fully sequential. (a) Two patterned
wafers are bonded to each other, in an aligned manner. (b) The bulk substrate is then
removed, leaving the rods suspended. (c) Two of these bonded and etched substrates
are again bonded to each other. (d) The bulk substrate is again removed to reveal a
unit woodpile structure.
technology [36]. Instead of building the structure serially layer on top of layer, the
wafer fusion method involves stacking two patterned substrates together repeatedly
and then combining them to form a multi-layer photonic crystal structure, as shown
in Figure 3-4.
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3.1.2 Nanomanipulation
The use of micromanipulators to fabricate 3D-PCs was started when Miyazaki et. al.
used it to pick up and manually assemble spheres into a 3D structure [37]. This ap-
proach, while possible, was painstakingly slow and hardly practical. Micromanipulator
use was continued by Aoki et. al., who proposed a radically different way of utilizing
micromanipulators to fabricate 3D-PCs [38, 39].
As depicted in Figure 3-5, semiconductor fabrication techniques were used to fabricate
individual layers en masse. Suspended layers were obtained by wet release and micro-
manipulators in a SEM picked up the layers one by one. The layers were individually
transported to an assembly substrate and placed, one on top of another, in an aligned
manner. Alignment was provided by placing nanospheres in slots. Twenty individual
InP layers, 25pm by 25pim wide, were successfully assembled into a woodpile structure
for IR applications and alignment error was estimated to be less than 50nm [38].
The advantages of this approach is obvious: it is simple, uses established semiconductor
technology as much as possible and is able to assemble a 3D-PC fairly rapidly. It
also has much higher yield than the layer-by-layer approach, as fabrication of the
layers occur simultaneously instead of serially. However, it is difficult to see how this
approach can be extended to large area photonic crystals. Large area layers have very
high aspect ratios, with millimetre-sized areas and thickness on the order of hundreds
of nanometres, and quickly become floppy and membrane-like. This approach is hence
most suited for research and rapid prototyping purposes. Moreover, as everything must
be connected in the individual layers, this imposes a non-trivial limitation in photonic
crystal device design. Specifically the incorporation of point-like defects or cavities
would necessitate the removal of a section of the rod instead of the entire rod.
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Figure 3-5: Schematic of a process flow to fabricate 3D-PCs using micromanipulators.
(a) Photonic crystal structures were fabricated on a InP/InGaAs/InP substrate using
semiconductor fabrication techniques. (b) The photonic crystal structures were turned
into a suspended layer using a wet release. (c) Micromanipulators were used to detach
and pick up the fabricated photonic crystal layer. (d) The layer is then transported to
an assembly substrate, which contained nanospheres for alignment purposes. (e) The
layer was placed onto the substrate, slotting in neatly with the alignment nanospheres.
(f) New nanospheres were placed on top of the pre-existing nanospheres to guide the
alignment of the next layer. Process (c) to (f) is then repeated to place the subsequent
layer.
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3.1.3 Self-assembly
To form a 3D-PC, sub-micron-sized silica spheres are first self-assembled in a f.c.c.
lattice from monodispersed-silica in aqueous solutions [40]. Techniques that allow for
controlled vertical self-assembly have also been demonstrated [41]. Either sintering
or conformal atomic-layer deposition (ALD) of alumina is then used to mechanically
strengthen the structure and to create a connected network, which later can be removed
by wet etching [40, 41, 42]. This is followed by chemical vapor deposition (CVD), which
infiltrates the entire structure with silicon. The silicon and/or alumina conformal layer
is finally wet etched away to reveal an inverse silicon 3D-PC structure.
Defects in the structure can be fabricated using two-photon polymerization (TPP)
[42]. Prior to CVD of silicon, the entire self-assembled structure is infiltrated with a
polymerizable resin. TPP is then used to selectively expose and cross-link areas, and
the smallest polymerizable area is 100nm x 300nm. This embedded resin acts as a
barrier than prevents the penetration of silicon during CVD in specific regions.
Unlike the top-down manner of the layer-by-layer and micromanipulation approach,
self-assembly occurs spontaneously from an aqueous solution. It is capable of producing
vast quantities of 3D-PCs in relatively short amount of time. Unfortunately due to
its organic nature, these structures or polycrystalline with typical single crystal sizes
of 100M. Ability to introduce defects and other functional material into the structure
is also not as robust as other methods. Both limit the usefulness of self-assembly-
produced 3D-PC for device purposes.
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Figure 3-6: Schematic of a 3D-PC fabricated using self-assembly. a) Silica spheres are
self-assembled on a substrate from aqueous solutions in a close-packed f.c.c. structure,
with typical single crystal sizes of 100A. b) Atomic layer deposition of alumina (green)
is used to mechanically strengthen the structure and to create a interconnected network
that can be removed by wet etching later. c) Deposition of silicon by CVD throughout
the entire structure. d) Etching of the top layer and subsequent removal of the silica
and alumina network reveals an inverse-opal 3D silicon photonic crystal structure.
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3.2 The membrane-stacking approach
There exists a need to develop a comprehensive technology that is not only capable
of fabricating 3D nanostructures using crystalline and/or high-index materials, but
with reasonable throughput and over sufficiently large areas such that complex and
functioning devices can be incorporated on a single platform. None of the methods
described in Section 3.1 are capable of fulfilling all the requirements simultaneously.
The logical approach would be to harness the full power of existing semiconductor
fabrication technology (which is reasonably capable of producing periodic structures
over large areas) but improve the throughput by avoiding sequential fabrication of the
layer-by-layer method. This can be better achieved by incorporating Aoki's spirit of
nanomanipulators, in which each large-area layer is pre-fabricated in parallel [38, 39].
The layers are first inspected for defects and the unsatisfactory ones discarded. The
correctly-fabricated layers are then aligned and stacked on a receiving substrate to
form a 3D photonic crystal structure, as depicted in 3-7. Engineered defects can be
easily incorporated into individual layers separately during processing.
The scaling up of these crystalline layers from the order of tenths or hundreds of microns
to millimeters or centimeters is extremely difficult and requires the development of
new fabrication techniques. Micron-sized layers are stiff and amendable to be picked
up by a manipulator, but become floppy and fragile with increasing aspect area-to-
thickness ratio and behaves like a membrane. This is even more difficult with crystalline
membranes that have a tendency to mechanically cleave along crystallographic planes.
The challenge is then to develop technologies capable of fabricating, handling, aligning
and stacking large-area, crystalline membranes.
A basic demonstration of the concept has been successfully demonstrated using sil-
icon nitride (SiN) membranes [43]. First, lcmX1cm free-standing SiN membranes
containing sub-micron periodic structures were fabricated. This was obtained by first
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Figure 3-7: Schematic of the membrane-stacking approach. It depicts three membranes
have been fabricated and passed inspection for defects. The layers are then stacked one
on top of another, in an aligned manner, to form a 3D-PC. The zoom-in of the stacked
membrane clearly depicts the offset between the relative layers to produce periodicity
in the vertical direction.
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depositing 300nm-thick SiN via low-pressure CVD (LPCVD) on both sides of a double-
sided-polished silicon substrate. The top SiN layer is then partially patterned with
periodic structures using interference lithography, as depicted in Figure 3-8a. Large
windows, corresponding with the desired size of the membrane, are the patterned into
the lower SiN layer. This patterned SiN layer acts as an etch mask for the silicon wet
etch, and the SiN membranes are partially-etched from the backside. This produces a
free-standing SiN membrane rigidly held by a silicon carrier.
The SiN membrane is then aligned and brought in contact with a receiving substrate,
and the membranes are mechanically detached from the silicon carrier. Tethers can
also be patterned around the edges of the membrane to create regions of high stress
that promotes a controlled separation of the SiN membrane from the carrier. A 3D
structure can be created by repeating the process multiple times, as shown in Figure
3-8g.
So how can a membranes-on-a-carrier be aligned relative to stacked membranes? The
issue of alignment between two rigid, flat substrates has been solved by others using
interferometric techniques with off-axis illumination, known as interferometric-spatial-
phase-imaging (ISPI) [44]. The basic principle is depicted in Figure 3-9: (a) and (b)
are two periodic patterns with slightly different periods (P1 and P2). When the two
patterns are overlaid one on top of another, as shown in Figure 3-9(c), it produces a
third periodic pattern containing a much lower frequency. The fringe period can be
calculated as a function of the two original periods.
This is extremely useful when attempting to align two substrates, with each substrate
containing one of the periodic patterns, as the resultant period is much larger and
hence easier to detect. For instance, when P1 = 1.00OPm and P2 = 1.025pm the
resultant period is 20.5pm [44]. This period is sufficiently large that it can be easily
captured in standard CCD cameras, and the phase of the resultant period is used
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Figure 3-8: Schematic of the SiN membrane fabrication and stacking process to produce
a 3D structure, starting with a silicon wafer coated with LPCVD-deposited SiN on
both sides. (a) Interference and optical lithography are used to pattern and define
areas containing periodic nanostructures. The pattern is only partially patterned into
the SiN layer to prevent the membrane from shattering during the wet etch process in
(c). (b) Large windows corresponding with the desired size of the final membrane, are
etched into the other SiN layer. (c) The patterned SiN layers act as etch masks for a wet
KOH etch to remove the backside silicon to produce a free-standing SiN membrane. (d)
The membrane is then etched slightly from the back to produce through patterns. (e)
The SiN membrane is then aligned and brought in contact with a receiving substrate.
(f) The membrane is then mechanically detached from the silicon carrier. (g) Steps
(e) and (f) are repeated using another SiN membrane to produce a large-area 3D
nanostructure.
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Figure 3-9: Schematic of the basic principle of interferometric imaging with off-axis
illumination. (a) and (b) are two periodic patterns with slightly different periods, P1
and P2. (c) When the two patterns are overlapped, it produces a third, much lower
frequency, pattern. (d) A simplified schematic of the ISPI imaging setup, which utilizes
off-axis illumination.
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to estimate the relative position between the two substrates. The incident light and
imaging of the returning beam used for alignment are both at an angle (instead of
normal angles) relative to the substrates. This is to avoid imaging the zeroth-order
beam, which contains no useful information and only noise.
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3.2.1 Extending membrane-stacking approach to silicon
Unfortunately for photonic crystal applications, SiN membranes are not suitable as the
index of refraction relative to air is too low and is incapable of producing meaningful
bandgaps. Extending the concept of membrane-on-a-carrier to crystalline and high-
index materials, particularly silicon, has proven to be tricky for a variety of reasons.
Firstly, methods of depositing a well-controlled layer of crystalline silicon with nanoscale
thickness that is defect-free are very limited. The most commonly used method, known
as the Smart Cut technology, uses a combination of hydrogen implantation, wafer
bonding and thermal treatment to produce such silicon layers [45, 46]. A cross-section
schematic of the resultant substrates, known as silicon-on-insulator (SOI) wafers, is
depicted in Figure 3-10 All the SOI wafers used in this thesis were produced using
Smart Cut technology and purchased from SOITEK.
Unfortunately, the presence of the silicon dioxide layer (also known as 'buried silicon
dioxide' or BOx layer) and use of high temperature processes in the making of SOI
wafers produces unwanted residual stress in the silicon device layer. This is caused by
the thermal expansion difference between silicon dioxide and silicon, and the silicon
device layer is under high compressive stress. Thin-film stress measurements on a
SOITEK-produced SOI, containing 340nm-thick silicon device layer and and 1pm-
thick BOx layer, indicated that the silicon device layer was under roughly 1GPa of
compressive stress. This was measured using a FLX-2320-S system. The curvature of
a SOI wafer is first measured, and then the silicon device layer is etched away using
reactive-ion etching with HBr. The final curvature is measured and the film stress is
estimated.
The compressive stress of the silicon device layer results in mechanical behaviors that
are wildly different from the LPCVD-deposited SiN layers, which were under tensile
stresses. Figure 3-11 depicts the mechanical behaviour of large-area membranes that
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Figure 3-10: Cross-section schematics of starting wafers for SiN membranes and sil-
icon membranes. (a) Cross-section of LPCVD SiN-coated wafers. (b) Cross-section
of silicon-on-insulator (SOI) wafers fabricated using Smart Cut technology, using a
combination of hydrogen implanation, thermal treatment and wafer bonding. The
SOI wafers are actually comprised of three layers: the bulk silicon, a layer of silicon
dioxide and the nanometer-thick silicon layer (often called 'silicon device layer'). The
thickness of both the silicon dioxide and the device layer silicon are variable.
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Figure 3-11: Schematic of the mechanical behavior of large-area membranes containing
tensile, compressive or no residual stress. (a) A membrane under tensile-stress will
remain flat and taut. (b) A membrane containing little or no stress will sag slightly
due to gravity. (c) A membrane under
contain different residual stresses. With a tensile-stressed membrane, the residual
stress pulls the membrane taut and flat. When a membrane contains little to no
residual stress, the membrane sags due to gravity. This sagging can be appreciable
when the area-to-thickness ratio is large, resulting in a compliant membrane. The effect
is illustrated in Figure 3-12, which models the sagging of a silicon membrane caused
by gravity using finite element modelling software ADINA. The membrane is 300nm-
thick and has a total area of 1cm X 1cm. A shell model was used due to this high
area-to-thickness ratio, with an element size of 0.5mm. Total vertical displacement of
the membrane was 1.286mm. When large-area membranes are compressively-stressed,
it results in a rippled, sagging membrane (see Figure 3-11c).
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Figure 3-12: ADINA finite element method simulation of a 1cm X 1cm area, 300nm-
thick silicon membrane, using a shell model and under gravitational force. All values
presented are in millimetres. The maximum sagging is 1.286mm.
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3.2.2 Membrane-on-carrier (MOC) strategy
Thus, the first challenged is to develop a fabrication process that is capable of producing
flat, crystalline silicon nanomembranes. Due to the compressive stresses within the
BOx layer and crystallinity silicon, it is challenging to produce a free-standing silicon
membrane that is directly equivalent to the SiN membrane. An alternate process,
starting from SOI wafers, that results in silicon nanomembranes floating on the surface
of a liquid is described in Section 3.4 [47].
The basic idea of the membrane-on-carrier (MOC) strategy is to develop a method
that transfers this floating membrane onto a temporary, rigid carrier, as depicted in
Figure 3-13. This carrier must be able to fulfil three important criterion:
1. Be capable of transferring the membrane from the floating liquid to the carrier.
The transferred membrane must not contain significant rippling or distortion.
The presence of ripples would inhibit the stacking of multiple membranes, while
distortion to prevent accurate alignment from layer to layer.
2. The carrier must allow the membrane to come into intimate contact with the
receiving substrate.
3. Be able to transfer this membrane onto a receiving substrate, i.e. successful
separation of the membrane from the carrier after alignment and contact.
While there are many possible choices for the carriers, the carrier that I ultimately
decided on was a SiN-carrier. As depicted in Figure 3-14a, it comprises of a free-
standing SiN membrane with a separation layer coated on top of the membrane. The
fabrication of this SiN-carrier is described in Section 3.4. The transfer of the floating
silicon nanomembranes to a rigid carrier, such as a SiN-membrane carrier, provides
numerous advantages:
1. Unlike objects floating on a liquid, the motion of a solid substrate can be very
easily and accurately controlled down to tens of picometers in both lateral and
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vertical directions using piezos. Liquids are also much more prone to couple
unwanted vibrations, such as turbulent air flow within a laboratory.
2. Nanometer alignment between two rigid substrates has been well-established.
Thus, a silicon-membrane-on-a-rigid-substrate would be able to take full advan-
tage of this developed technology.
3. SiN membranes are relatively flat (due to tensile stresses) and fairly complaint in
the sub=pm range. This would enable a conformal contact between the silicon
membrane and the receiving substrate.
The key challenge of this technique is the separation of the patterned silicon mem-
brane from the SiN-carrier (or any other rigid carrier) after the membrane comes in
contact with the receiving substrate. In other words, one must be able to introduce
a sufficiently-strong bond between the membrane and the receiving substrate relative
to the membrane-SiN bond, that the membrane preferentially adheres to the receiving
substrate surface when the SiN-carrier is removed. This is challenging as the bonds
between two disparate material in close contact is typically van der Waals bonding,
which mostly depends on the total area in contact. Additionally, the subsequent stack-
ing of a second membrane onto an already-stacked membrane should not compromise
the bonds between the two membrane layers, and also the bonds between the first
membrane and the receiving substrate surface.
So how does one engineer the process so that there is preferential bonding and sepa-
ration? One possible answer is to introduce a separation layer between the membrane
and the SiN-carrier. This separation layer can be easily removed or dissolved once
bonding between the membrane and the receiving substrate occurs, thus eliminating
the bonds that attach the membrane to the SiN-carrier. This process of bringing sil-
icon nanomembranes in contact and then dissolving the separation layer is described
in detail in Section 3.7.
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Figure 3-13: Schematic of the membrane-on-carrier (MOC) strategy. (a) the starting
substrates are SOI wafers. (b) The silicon device layer is etched with a photonic
crystal pattern and then released on the surface of a floating liquid. (c) The silicon
membrane is then transferred onto a rigid carrier. (d) The membrane should lie flat
on the rigid carrier, to enable good contact with the receiving substrate. (e) If the
membrane is rippled, this produces multiple points of contact which would then inhibit
proper transfer and further stacking. (f) The membrane must be able to separate from
the rigid carrier after coming in contact with the receiving substrate. Introducing a
separation layer aids the process.
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Figure 3-14: (a) Schematic of the SiN-carrier used in this thesis. (b) A silicon mem-
brane is placed on top of this carrier and dried flat. (c) The sub-pm-thickness of the
SiN membrane allows for easy conformal contact between the silicon membrane and the
receiving substrate. (d) Removal of the separation layer in situ eliminates the bonds
holding the silicon membrane to the SiN-carrier and allows for preferential bonding of
the silicon membrane to the receiving substrate.
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3.3 The meshpile structure
This section describes the design of a photonic crystal structure, called the meshpile
structure, that is compatible with the membrane-stacking approach and the membrane-
on-frame strategy. The meshpile structure is also optimized for ease of fabrication. All
layers identical but offset from each other, while individual layers contains periodic
holes in it. It should be noted that structures such as the woodpile structure, depicted
previously in Figure 3-1 cannot be fabricated and stacked using the membrane stacking
approach. The individual layers of the woodpile structure consists of long disconnected
rods, and would sag, stick and form long spaghetti piles instead of a layer of material.
The propagation of electromagnetic waves in photonic crystals is governed by Maxwell's
Equations. Four assumptions are made [6]
1. There are no sources within the medium, i.e. J = 0 and p = 0.
2. The field strengths are small enough that the constitutive relations remain linear,
i.e. D(r, w) = E(r, w)E(r, w)
3. Material dispersion of the dielectric constant is ignored.
4. The dielectric function is purely real and positive, so c(r, w) becomes c(r)
Using complex notation and noting that the electromagnetic fields in the medium are
transverse, a master equation as a function of H(r) can be derived [6]:
1 2
V x[ ]V x H(r)]=(-) H(r) (3.1)
c(r) c
The electric field E(r) can be computed from taking the cross product of the magnetic
field. The equation is an ordinary eigenvalue problem, with very clear analogies to
the Hamiltonian in quantum mechanics. Using perturbation theory, it can be shown
that the fractional change in frequency is approximately equal to the fractional change
in refractive index multiplied by the fraction of the electric-field energy inside the
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perturbed regions.
Hence, it is the ratio of the two dielectric constants that influences the size of a photonic
band-gap in a particular k-direction in reciprocal space. For 3D band-gap structures,
there is an additional requirement that the band-gap in different k-directions must be
wide enough to overlap in frequencies to form a continuous forbidden band in 4-7r sr
directions [3]. Hence, the Brillouin zone (BZ) should approximate a sphere as much
as possible to increase the possibility of frequency overlap in all directions.
The BZ for a face-centered-cubic (FCC) structure in real space, which is an octahedron
with 14 faces formed by 8 hexagons and 6 squares, deviates the least from a sphere [3].
Unfortunately, the high symmetry of a FCC structure containing a single-atom basis
resulted in a pseudo-gap in the W point (point of intersection between two hexagons
and a square). This is rectified by using a two-atom basis to break the symmetry,
resulting in the diamond structure. Hence it is unsurprising that most of the large
band-gap photonic crystals known to date are based on the diamond structure [48].
It is desirable to have as large a band-gap as possible since fabrication challenges
(irregular structures etc.) tend to reduce the size of the band-gap.
The meshpile structure is a variation based on the diamond structure that could be
fabricated using conventional planar fabrication technology and membrane technology.
This is achieved by 'slicing' the diamond structure into four layers as shown in Figure
3-15. Each color represents the atoms that are positions on that layer. Next, the
spheres are replaced by cylinders and assigned a low-c value (air) and the surrounding
material a high-E value. A schematic of the final structure is shown in Figure 3-16.
The software package MIT Photonic Bandgap (MPB) was used to simulate this mesh-
pile structure. MPB is a program that computes the band structures and electro-
magnetic modes in periodic dielectric structures using plane-wave analysis. As the
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Figure 3-15: Schematic of the diamond structure on the left. On the right is the same
diamond structure with the atoms in the diamond structure color coded, with each
color corresponding to each layer in the meshpile structure. The meshpile is obtained
when the atoms are turned into cylinders and correspond to regions of low index of
refraction.
unit cell FCC is computationally inefficient, a primitive cell with non-orthogonal basis
vectors in the direction of (1, 1, 0),(0, 1, 1) and (1, 0, 1) was defined with two basis
cylinders located at (0, 0, 0) and (0.25, 0.25, 0.25) of a FCC unit cell. Simulations
with a complete meshpile structure were performed using the primitive cell, but as the
three basis vectors of the primitive diamond cell are non-orthogonal and diagonal from
the x-y-z axis, it is very difficult to extract the electric field distribution in a single
waveguide-containing membrane (the slices always cuts through a number of mem-
branes). A new cell with one axis parallel to the z-axis was used to obtained electric
field distributions. This is computationally much less efficient, but makes obtaining
the electric field distribution in the waveguide possible.
The computed band structure with a filling ratio (cylinder radius to the square period
length in each membrane), f =0.45 and relative permittivity, c = 12 is shown in Fig-
ure 3-17 and contains a 10% band-gap. The dependence of the size of the band-gap
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Figure 3-16: Schematic of the final meshpile structure, courtesy of Dr. Ling Lu. Every
layer of the meshpile structure is identical but offset from each other and each color in
the figure corresponds to a layer in the meshpile structure. Four layers are required to
form a unit structure in the vertical direction.
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Figure 3-17: Band diagram (dispersion relation) of
at 10 % band-gap.
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the meshpile structure, containing
on the filling ratio, f and also the relative permittivity. c is calculated and plotted in
Figure 3-18 and Figure 3-19 respectively. The filling ratio in Figure 3-18 stops at 0.5
because that is at the limit whereby the cylinders in the membrane are touching each
other. Both increasing the filling ratio and the dielectric contrast increases the band-
gap, and this is as expected from theory as shown in section 2, where the fractional
change in frequency is proportional to both the dielectric contrast and amount of the
electri-field energy in the perturbed regions (air holes).
A linear waveguide can be introduced into the structure by introducing a defect into
the primitive cell and defining the appropriate k-vector. The problem then reduces to a
one-dimensional problem, with 2D planes perpendicular to the direction of propagation
as the unit cell. I have chosen to use the diagonal of the bottom of the FCC unit cell
117
10.6438%
K
------ -- -- -
12
10
8
634 036 038 04 042 0,44 046 048 0 5
filling ratio, r/a
Figure 3-18: The band-gap obtained at different filling ratio's, f
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Figure 3-19: The band-gap obtained at different relative dielectric permittivity, c
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Figure 3-20: Angled view of a waveguide obtained by removing a row of holes in a
layer of the meshpile structure. Arrow is in the direction of the electromagnetic wave
propagation. Inset is a top down schematic of the same waveguide.
(the blue layer in Figure 3-15) as the propagation direction, and 4x4-cell-planes.
The first waveguide attempted was to vary the size of a row of holes in the meshpile
structure, i.e. increasing the amount of dielectric in the structure. Unfortunately,
multiple modes were present when the row of holes was completely removed, as shown
in Figure 3-21. As the hole size increased, the number of modes decreased and gradually
shifted very close to the upper band. This is very undesirable since it would result in
a very lossy waveguide.
An alternate waveguide can be obtained by reducing the amount of dielectric in the
structure, i.e. by connecting two holes in a layer together, as shown in Figure 3-22.
In this instance, a nice single propagating mode in the forbidden band was obtained,
as shown in Figure 3-23. This reduction in number of modes is because increasing the
dielectric permittivity in a waveguide or defect tends to increase the number of modes
in it. Thus using a low-e waveguide reduces the number of modes in it from three
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Figure 3-21: Band structure of the meshpile structure with a row of holes removed. The
red line represents the propagating modes in the forbidden band (yellow) introduced
by the hole waveguide. Multiple modes are present in this waveguide.
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Figure 3-22: Angled view of an alternate waveguide obtained by connecting two holes
(air cylinder) within a layer in the meshpile structure, perpendicular to the direction
of propagation. Inset is a top down schematic of the same waveguide.
to one. The z-electric field distribution at 0.6K' is plotted in Figure 3-24, and shows
clearly the electric field being confined to the waveguide in a single mode.
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Figure 3-23: Band structure of the mesphpile structure with a row of air cylinders
perpendicular to the direction of propagation.
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Figure 3-24: Electric field distribution in the air cylinder waveguide.
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3.4 Silicon membrane fabrication & release
This section details the fabrication processes starting from a pristine SOI wafer to
patterning the SOI substrates to floating the silicon device layer on a water surface.
The fabrication of SiN-carriers is detailed in Section 3.5, the transfer of the floating
silicon membranes onto the carrier is described in Section 3.6 and the separation and
stacking of the membranes from the SiN-carrier to the receiving substrate is chronicled
in 3.7.
The SOI substrates were first cleaned of organic residue using either a Piranha mix-
ture of sulphuric acid and hydrogen peroxide (3:1) for 10 minutes or a RCA mixture of
ammonium hydroxide, water and hydrogen peroxide (1:4:1) for 20 minutes. The sub-
strates were then rinsed with DI water, isopropanol (IPA) and dried using a nitrogen
gun. Figure 3-25(a) is a cross-section view of the multiple layers deposited on top of
the SOI. A silicon dioxide (SiOx) hard mask, 100nm-thick, was electron-beam evapo-
rated onto the substrate. The next layer, a 300nm-thick anti-reflection coating (ARC)
BARLi, was spin coated on top of the SiOx hard mask. This was followed by the
electron-beam evaporation of 25nm-thick layer of SiOx. Finally, about 200nm-thick
photoresist PS4 is spincoated and baked at 90'C for 90s.
Interference lithography using a Lloyd's Mirror setup was used to expose periodic
patterns at 660nm-pitch on the SOI substrate, as sketched in Figure 3-25(b). To
obtain a grid pattern, two orthogonal exposures were performed with an exposure dose
of 16.8 [J. This is followed by a post-exposure bake at 110'C for 90s and development
in CD-26 for 60s. The samples were then rinsed with DI water and blown dry with
nitrogen gun. Inspection using a white light source produces a visible diffraction and
is confirmed by SEM imaging, as shown in Figure 3-26(a).
The photonic crystal pattern is now transferred into the underlying layers, as depicted
in Figure 3-25(c)-(f). Reactive-ion-etching (RIE) on a Plasmatherm RIE with CHF 3
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Figure 3-25: Schematic of the fabrication process to pattern sub-Am photonic crystal
patterns into the silicon device layer in a SOI substrate. (a) The following layers are de-
posited on top of the SOI substrate: 100nm SiOx, 300nm anti-reflection coating(ARC)
BARLi, 25nm interlayer SiOx and finally 200nm PS4 photoresist. (b) Periodic patterns
are exposed in the PS4 layer using interference lithography and developed. (c) The
pattern is transferred into the 25nm-thick interlayer SiOx using reactive-ion-etching
(RIE) with CHF 3 gas. (d) Pattern is then transferred into the ARC layer using RIE
and 02 gas. (e) Pattern can be etched into the 100nm-thick SiOx hard mask using
RIE with either CF 4 or CHF 3 gas. In this instsance, CF 4 was used. (f) Pattern etched
into the silicon device layer using RIE and HBr gas.
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gas was used to transfer into the 25nm-thick interlayer oxide. This interlayer oxide
acts as an etch mask for the subsequent 02 into the ARC BARLi layer. Finally, either
CHF 3 or CF 4 can be used to transfer the pattern from the ARC layer into the 100nm-
thick SiOx hard mask, as shown in Figure 3-26(b). This hard mask is needed for the
final etch into the silicon device layer, as polymers are easily corroded during RIE with
HBR gas. SEM micrographs, viewed both top-down and at an angle, of the photonic
crystal pattern in the silicon device layer is shown in Figure 3-27.
The patterned SOI substrate is then cleaned of any remaining organic residue using
a Piranha mixture of sulphuric acid and hydrogen peroxide (3:1) for 10 minutes. The
patterned SOI is then bonded to borosilicate glass using anodic bonding, as sketched
in Figure 3-28(b) and Figure 3-29. The bonder is first heated using a hotplate to
temperatures between 350 C and 400'C. The SOI and borosilicate glass were then
placed in the bonder and left for at least 5 minutes to thermally equilibrate. High
voltage, between 1.6kV and 1.7kV was applied between the anode and cathode for 5
minutes to facilitate bonding. The process is repeated if no bonding or partial bonding
occurs.
The borosilicate glass used was the heat resistant borosilicate glass purchased from
McMaster-Carr, with the dimensions of 2" by 2" and 0.125"-thick. Prior to bond-
ing, the glass was first cleaned using Liquinox, rinsed under running water and then
immersed in a Piranha mixture of sulphuric acid and hydrogen peroxide (3:1) for 10
minutes. Both the glass are inspected under white light for particulates, as the pres-
ence of particulates prevents the glass and the SOI from coming into intimate contact
and thus significantly impedes anodic bonding. A picture of the bonded SOI-glass
substrate is shown in Figure ??.
The next step is to remove the bulk silicon from the SOI, using a combination of me-
chanical grinding and chemical etching. The bulk silicon is first mechanically thinned
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Figure 3-26: Angled SEM micrographs of (a) periodic patterns exposed and developed
in the PS4 layer via interference lithography with duty cycle of about 50% and (b)
periodic patterns transfer etched into the 100nm-thick SiOx hard mask. The substrate
is a silicon control sample that was exposed and etched at the same time as the SOI
substrates.
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Figure 3-27: Top-down SEM micrograph of a photonic crystal pattern etched into the
500nm-thick silicon device layer of an SOI substrate. Inset: An angled-view of the
etched pattern.
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down to between 100pm and 200gm using a Buehler MetaServ 250 Grinder-Polisher.
The remaining silicon is then removed using chemical etching, by immersing the sample
in a bath containing either 20% potassium hydroxide (KOH) at 100'C or 25% tetram-
ethylammonium hydroxide (TMAH) at 75'C. The etch rate of KOH (167gm/hour)
is much faster than TMAH (20pm/hour), but TMAH wet etching has a much lower
likelihood of punching through the BOx layer and producing pinholes in the silicon
device layer. Completion of this wet etching is determined by visual inspection, as
shown in Figure 3-31.
Prior to release, the sample is cleaned again using a Piranha mixture and then placed
in a Teflon beaker. Hydrofluoric acid (HF) is then added to the beaker. Once the
silicon device layer separates from the glass, it quickly floats to the surface of the HF,
as shown in Figure 3-32. The release time varies depending on the concentration of
HF. Using pure 49% HF, the release takes about 30s while using 49% HF: water =
1:5 takes about an hour. Piranha-cleaned glass is then used to transfer the floating
membranes from HF to water, and this is repeated a few times to completely eliminate
the presence of HF in water.
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Figure 3-28: Schematic of the process of releasing the patterned SOI on a liquid
surface. (a) Post-etching, the patterned SOI substrate is cleaned of any remaining
organic residue using a Piranha mixture of sulphuric acid and hydrogen peroxide (3:1)
for 10 minutes. (b) The cleaned SOI is then bonded to a borosilicate glass using anodic
bonding at temperatures between 350'C and 400'C and voltages between 1.6kV and
1.7kV for 5 minutes. (c) The bulk silicon is mechanically grinded down to about 100-
200pm using a Buehler MetaServ 250 Grinder-Polisher. (d) The remaining bulk silicon
is etched away using a hot bath of 20% potassium hydroxide (KOH) at 100'C or 25%
tetramethylammonium hydroxide (TMAH) at 75'C. Completion of this wet etching is
determined by visual inspection. The sample is again cleaned using a Piranha mixture
after the wet etching. (e) The substrate is placed in a Teflon beaker containing HF
and the silicon device layer floats to the surface of the liquid. (f) Clean glass is used
to transport the membranes from HF to water.
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Figure 3-29: Schematic of the anodic bonding setup. The bonder is first heated using
a hotplate to temperatures between 350'C and 400'C. This process typically requires
a few hours. The SOI and then the borosilicate glass are placed in the bonder and
left for at least 5 minutes to thermally equilibrate. High voltage, between 1.6kV and
1.7kV is applied between the anode and cathode for 5 minutes to facilitate bonding.
The process is repeated if no bonding or partial bonding occurs, which typically occurs
when there is a particulate between the SOI and the borosilicate glass. Both the SOI
and glass are cleaned vigorously prior to bonding to prevent this.
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Imaged from top down
Figure 3-30: Top down view picture of the patterned SOI bonded to borosilicate glass.
A sketch of the imaged structure is provided above. Diffraction can be clearly seen from
the patterned SOI, and the absence of large Newtonian interference fringes indicate
that the bonding was complete and successful.
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Figure 3-31: Picture of the substrate after 25% TMAH wet etching at 75'C. (a) Picture
of a complete silicon device layer on top of the borosilicate glass. (b) Picture of the
same silicon device layer but with angled lighting. Diffraction can be observed from
the patterned silicon device layer.
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Figure 3-32: Picture of the a silicon device layer floating on water after HF release,
with diffraction from the membrane. A thin, Piranha-cleaned glass is used to transfer
the membrane from HF to water. Part of the transfer glass broke off and can be seen
at the bottom of the beaker.
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3.5 SiN-carrier fabrication
The starting substrate for the SiN-carrier are double-sided polished silicon substrate
with 300nm-thick SiN deposited via LPCVD on both sides of the substrate, as depicted
in Figure 3-33(a). Photoresist, S1813, is spin-coated on the backside of the wafer at
1.5krpm and baked at 90'C for 90s. Optical (UV) lithography using a mercury vapor
lamp on a Tamarack is used to pattern large windows corresponding to the size of the
final membrane into the photoresist, using a dose of 125mJ/cm2 . Development was
executed using MF352 for 60s to remove the exposed regions. These patterns are then
transferred into the SiN layer using RIE with CF 4 gas.
After the pattern is transferred into the SiN layer, the photoresist is removed using
acetone in a spray bottle. This is followed by methanol and IPA. The substrates are
then immersed in a bath of 20% KOH at 100'C until the silicon is completely etched
away at the patterned regions. Visual inspection is used to determine the termination
of the KOH etch, and the free-standing blank SiN membranes are then rinsed with
water followed by IPA and blown dry using a nitrogen gun. A point to note is, for
membranes larger than 3mmX3mm, the hot KOH should be allowed to cooled to room
temperature before substrate removal to prevent thermal shock and membrane shatter.
As depicted in Figure 3-33(f), the next step is to spin-coat the top SiN layer with
photoresist S1813 at 1.5krpm and then bake at 90'C for 90s. Circular holes, 3pm-
diameter at a pitch of 10gm, are then patterned into the photoresist layer using optical
(UV) lithography. These holes cover the entire free-standing region and the regions
close by, but not the entire substrate, as depicted in Figure 3-35(b) which is a top-down
sketch of the final SiN-carrier. This pattern is then partially etched about two-thirds
into the SiN layer using RIE with CF 4 gas.
The remaining photoresist is removed using acetone spray, followed by methanol and
IPA. Residual photoresist is removed using oxygen RIE, as depicted in Figure 3-34(i).
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The separation layer, polydimethylglutarimide (PMGI SF9) from MicroChem, is then
spin-coated onto the surface at 2krpm. After post-baking at 200'C for 5 minutes,
the resultant layer is nominally 850nm-thick. The partial etch of the SiN layer allows
for uniform spin-coating without the polymer leaking through the membrane during
dispensing. Finally, the SiN-layer is etched using RIE from the back to produce through
holes in the membrane area. A picture of a fabricated SiN-carrier is depicted in Figure
3-35. The membrane area is 1.5cmXl.5cm, while the thickness of the membrane after
the back RIE etch is estimated to be around 200nm.
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Figure 3-33: Schematic of the first half of the SiN-carrier fabrication process. The
second half of the process is sketched in Figure 3-34. (a) The starting substrate is a
double-sided polished silicon substrate with 300nm-thick SiN deposited via LPCVD
on both sides of the substrate. (b) Photoresist, S1813, is spin-coated on the backside
of the wafer. (c) Large windows corresponding to the size of the final membrane, is
optically patterned into the photoresist. Development with MF352 for 60s removes the
exposed regions. (d) The backside SiN layer is RIE etched using CF 4 gas. (e) S1813 is
stripped from the wafer using acetone and then immersed in a hot both of 20% KOH
at 100'C until the silicon is etched through. The free-standing SiN membranes are
then rinsed with water, IPA and then blown dry with nitrogen. (f) Another layer of
S1813 is spin coated on the top side of the substrate.
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Figure 3-34: Schematic of the second half of the SiN-carrier fabrication process. (g)
S1813 is optically patterned with 3pm-diameter holes at a pitch of 10plm. (h) The
pattern is then partially transferred into the top SiN layer via RIE. (i) The photoresist
is then removed using acetone and oxygen RIE. (j) PMGI SF9 is spin-coated on the
partially etched SiN layer. (k) The partially etched SiN layer is etched from the back
to produce through holes in the membrane.
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Figure 3-35: (a) Cross-section schematic of a fabricated SiN-carrier. (b) Top-down
schematic of the SiN-carrier. (c) An actual picture of a fabricated SiN-carrier, con-
taining a 1.5cmX1.5cm SiN membrane in the center. The dotted square denotes the
region where the holes were patterned into the SiN layer, and the entire top surface
is coated with PMGI. The SiN-membrane is etched from the back to produce through
holes in that region.
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3.6 Silicon membrane transfer to SiN-carrer
After the membrane is successfully floating on water and the SiN-carrier is fabricated.
the next step is to transfer the floating silicon membrane onto the SiN-carrier. The
first step towards this goal is to transfer the floating membrane on water into IPA, by
scooping the membrane up using a thin piece of glass. The membrane is then placed
gently into a beaker full of IPA. Unlike water, the membrane submerges in IPA and
will tend to sink to the bottom of the beaker. Shaking or stirring the IPA gently will
cause the membrane to move within the liquid, as depicted in Figure 3-36(b).
The SiN-carrier is then submerged into the IPA using tweezers, and the silicon mem-
brane picked up using the SiN-carrier as shown in Figure 3-36(c). The membrane tends
to float around within IPA and the direction of the membrane motion can be easily
controlled by tilting the SiN-carrier with the tweezers. The location of the silicon
membrane is controlled such that it remains on top of the SiN-membrane area, and
kept there until the IPA evaporates. As surface tension of IPA is low relative to water
and evaporates very quickly, the membrane dries uniformly on top of the SiN-carrier
without any wrinkles. Examples of successful transfers are shown in Figure 3-37 and
in Figure 3-38. Other low surface tension solvents such as hexane can also be used as
they exhibit similar drying behaviour, and PMGI does not dissolve in any standard
solvents post-baking.
It should be noted that the silicon membrane tilts, bends, fold and flip over when
agitated in the IPA. When the membrane is uniformly patterned, as in this case, the
bending is fairly minimal and not destructive. However, when non-uniform patterns
are introduced, the membrane starts to exhibit extreme bending behaviour such as
folding onto itself. Once this happens and two regions of a membrane come in contact,
it is not possible to separate the contacted regions rendering the membrane effectively
useless.
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Figure 3-36: Schematic of the process to transfer a floating silicon membrane onto a
SiN-carrier. (a) The silicon membrane is transferred from the surface of water into a
beaker of IPA using a thin piece of glass. (b) Unlike water, the membrane floats within
IPA. (c) The SiN-carrier is immersed within the IPA and the membrane, along with
some IPA, is picked up onto the SiN-frame. (d) The low surface tension of IPA allows
the membrane to dry quickly and uniformly on top of the SiN-carrier.
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Figure 3-37: Pictures of silicon membranes transferred onto a SiN-carrier. (a) A
silicon membrane is transferred onto the SiN-carrier also depicted in Figure 3-35(c).
(b) Another silicon membrane picked up on a smaller SiN-carrier.
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Figure 3-38: Optical micrograph of a section of the picture shown in Figure 3-37(b).
The spacing between the patterned holes is 10pm.
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3.7 Stacking of silicon nanomembranes
This sections describes the process applied to transfer the silicon membrane from a
temporary SiN-carrier to a receiving substrate (another silicon substrate). The first
step is to parallelize the SiN-carrier containing the silicon membrane with respect to
the receiving substrate and is achieved by tipping and tilting the SiN-carrier at three
points using precision direct-current (DC) motors. This sketched in Figure 3-39(a),
which depicts a SiN-carrier containing the silicon membrane at an angle relative the
the receiving substrate. A 4x-microscope with a red laser source is used to view
the substrate, as shown in Figure 3-39(b). The fringes visible in the picture is due
constructive and destructive interference (Newton fringes). These fringes disappear
once the membrane on the SiN-carrier is parallel relative to the receiving substrate, as
shown in Figure 3-40.
After the two surfaces are parallel, the silicon membrane and the SiN-carrier is lowered
slowly until the membrane comes in contact with the receiving substrate. As shown
in Figure 3-41, the surfaces are able to come in intimate contact with each other due
to the flexibility of SiN-carrier as the combined thickness of the PMGI layer and the
SiN layer is only roughly 1.050,um. This allows the PMGI-SiN layer to conform to the
receiving substrate surface.
The next step is to dissolve the PMGI layer and to eliminate the bonds between the
silicon device layer and the SiN-carrier. This is achieved by applying a few drops
of mixture containing MF352 and IPA (1:3). The dissolution of PMGI is very rapid
and the SiN-carrier is separated from the silicon device layer almost immediately, as
depicted in Figure 3-42.
It should be noted that PMGI is not the only separation layer that can be used.
Other layers, such as photoresist that are easily removed using acetone, can be used. I
chose PMGI because it does not dissolve in any standard solvents (acetone, methanol,
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Figure 3-39: (a) Schematic of a silicon membrane on a SiN-carrier, at an angle relative
to the receiving substrate. A 4x-microscope with a red laser source is used to view
the substrate. (b) Interference fringes visible through the microscope due to the angle
between the two surfaces.
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Figure 3-40: (a) Schematic of a silicon membrane on a SiN-carrier parallel to the
receiving substrate. (b) The interference fringes disappear when the silicon membrane
is parallel to the receiving substrate.
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Figure 3-41: (a) Schematic of the silicon membrane in contact with the receiving
substrate. (b) Image from the 4x-microscope depicting the silicon membrane in contact
with the receiving substrate. The darker lower right portion of the image, which is
directly adjacent to the edge of the SiN-membrane is not in contact with the receiving
substrate. The combined thickness of the SiN-layer and the PMGI is a little over 1pm,
and is sufficiently flexible to conform to the receiving substrate.
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IPA etc), which is a very useful property when attempting to pick up and dry silicon
membranes on top of it. It would be certainly preferable if the separation layer could be
removed via dry methods, such as sublimation or laser ablation, which unfortunately
this is beyond the resources of the laboratory.
After transferring the silicon membrane onto the receiving substrate, the substrate is
then cleaned using oxygen ashing at 200W and 0.358 Torr for 5 minutes. The substrate
is then heated to 180'C for 21 hours to facilitate quasi-covalent bonding between the
silicon membrane and the receiving substrate. Post-baking, the substrate is further
ashed for another 5 minutes. Figure 3-43 shows a picture and a optical micrograph of
the silicon membrane. The raised points in the optical micrograph are particulates that
are now trapped between the receiving substrate and the membrane. SEM micrographs
of the transferred membrane are shown in Figure 3-44.
The transfer process described previously is repeated to transfer a second membrane
on top of the first membrane. The surface of the second membrane is cleaned by
oxygen ashing and the second membrane is bonded to the first membrane at 180'C for
18 hours. The sample was then subjected to a variety of aggressive cleaning processes
to both clean the substrate and to test the strength of the bonding. If the membrane
was not properly bonded to the first silicon membrane and PMGI was between the two
membranes, then this cleaning process would cause the membranes to come apart.
The membranes were immersed in a Piranha mixture for 10 minutes, and then soaked
in warm water for 15 minutes. This was followed by a 5 minutes soak in MF352 and
another Piranha mixture for 10 minutes. The membranes survived all the processes
intact. Successful results are shown in Figure 3-45, with Figure 3-45(a) showing the
diffraction from the first layer. The darker square corresponds to the second (upper)
membrane. Figure 3-45(b) shows the diffraction from the second membrane, which
occurs at a different direction than the first. A SEM micrograph of the interface
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Figure 3-42: Separation of the membrane from the SiN-carrier is achieved by applying
a few drops of mixture containing MF352 and IPA (1:3). The dissolution of PMGI
is very rapid and the SiN-carrier is separated from the silicon device layer almost
immediately.
between the first and second layer is shown in Figure 3-45(c). To determine the quality
of the bonding and to confirm that there is no PMGI residue trapped between the two
bonded layers, the sample was imaged using a Linnik interferometer. Interference
between the two layers can be seen in Figure 3-47 and is across most of the two
bonded membranes, except at locations where a particulate has been trapped between
or under the membranes.
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Figure 3-43: (a) Picture of the resultant membrane transfer using the SiN-carrier
approach. The green colour of the membrane is due to diffraction from the photonic
crystal pattern on the membrane. (b) Optical micrograph (at 1OX) of the silicon
membrane transferred onto the receiving substrate.
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Figure 3-44: SEM micrographs of the transferred membrane, after bonding and clean-
ing, at two different locations of the membrane and at different magnification.
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Figure 3-45: (a) Diffraction from the first transferred (bottom) layer. The darker
square corresponds to the second (upper) membrane. (b) Diffraction from the second
transferred (upper) membrane, which occurs at a different direction than the first. (c)
SEM micrograph of the interface between the first and second layer.
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Figure 3-46: (a) SEM micrograph of the interface between the stacked first and second
silicon membranes at a higher magnification than that shown in Figure 3-45. Parts of
the holes from the bottom layer can be seen through the top silicon layer. (b) SEM
micrograph at a different location at higher magnification. Some of the structures in
the bottom layer is again visible through the top layer.
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Figure 3-47: Imaging of the two bonded membranes using Linnik interferometer. The
circular interference rings originate from two particulates trapped between the two
bonded membranes. Interference between the two periodic membranes, angled relative
to each other, can be observed. Inset is an enlarged image of the surface.
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3.7.1 Incorporating azimuthal alignment
In Section 3.7, it was shown that it is possible to stack silicon nanomembranes using an
intermediate SiN-carrier. Two layers of 500nm-thick single-crystal silicon membranes
were successfully stacked, as shown previously in Figure 3-46. The next logical step
would be to incorporate some form of alignment into the fabrication process.
Figure 3-48 is a schematic of the method used to introduce azimuthal alignment into
the process. The receiving substrate in this instance consists is an SOI substrate,
containing the same periodic photonic pattern as the silicon device layer. The silicon
membrane on the SiN-carrier is first parallelized relative to the receiving substrate,
using the same method described in Section 3.7 and depicted in Figure 3-39 and Figure
3-40.
A green laser is then aligned such that the laser beam is perpendicular to both the
receiving substrate (patterned SOI) and the silicon device layer. The back diffraction
spots from both the receiving substrate and silicon device layer can then be seen on the
viewing card, as sketched in Figure 3-49. The relative position of the diffraction spots
are used to azimuthally align the receiving substrate to the silicon membrane. It should
be noted that the vertical distance between the membrane and the receiving substrate
needs to be sufficiently large to be able to observe two separate sets of diffraction spots;
the spots will overlap and merge if the vertical distance is small.
Figure 3-50 is an optical micrograph of a membrane that was transferred from the
SiN carrier to the patterned SOI (receiving substrate). These images were taken after
the transfer step, and the substrate has not been cleaned nor has the membrane been
thermally bonded to the receiving substrate. The black dots in the optical images are
the photonic crystal pattern and spaced 660nm apart. It can be seen that the photonic
crystal patterns in the silicon device layer and the receiving substrate line up, unlike
the stacked membranes in Figure 3-45.
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Figure 3-48: Schematic of the setup to incorporate azimuthal alignment into the
membrane-stacking process, after the parallelization process. A green laser is posi-
tioned perpendicular to the receiving substrate and silicon membrane, and the laser
passes through a hole cut out in the viewing card. The back diffracted spots from both
the silicon membrane and the receiving substrate.
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Figure 3-49: Top down view of the viewing card. The inner set of dots, coloured
slightly darker green, are diffraction spots that originate from the silicon membrane
on the SiN-carrier. The outer set of dots, coloured light green, originate from the
receiving substrate.
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3.8 Summary
Fabrication challenges remain a significant impediment to the progress of the field
of 3D photonic crystals. The conventional layer-by-layer approach suffers from very
low yield, the tens of micron-sized areas limit the usefulness of the nanomanipulator
approach, and the difficulty in incorporating precise defects limit the usefulness of self-
assembly for 3D photonic crystals. The membrane-stacking approach, where large-area
membranes are patterned and then stacked to form a 3D structure, was previously
proposed as an efficient method to overcome these limitations.
Proof-of-concept was provided by using SiN membranes but extension of this method
to crystalline silicon has proven difficult. This is due to the compressive stress within
SOI substrates, and resultant membranes were rippled and wrinkled. A membrane-on-
carrier (MOC) strategy was proposed to address this issue. Silicon nanomembranes
were first fabricated, floated on the surface of a liquid, transferred to a temporary
rigid carrier, and finally transferred to a receiving substrate. Repeating this process
produces a 3D structure on the receiving substrate.
Fabricating and then floating the silicon nanomembrane on liquid circumvents the
rippling issue. Periodic patterns, around 660nm pitch, were patterned into SOI sub-
strates using interference lithography and a series of RIE etching. The patterned SOI
substrates were then anodically bonded to glass, and the backside silicon removed.
Finally, a quick immersion in HF results in a silicon nanomembrane floating on the
liquid's surface. This membrane is then transferred to water.
The temporary rigid carrier of choice was a SiN-carrier, which is essentially a free-
standing SiN membrane. The key challenge here is the separation of the silicon
nanomembrane from the SiN-carrier onto the receiving substrate. To facilitate the
separation process, a dissolvable separation layer (PMGI) is introduced between the
silicon nanomembrane and the SiN-carrier. PMGI dissolves very rapidly when in con-
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tact with standard TMAH-based developers. The free-standing SiN-carrier is first
patterned with holes, and then PMGI is spin-coated on top of the SiN-carrier. The
through holes in the SiN-carrier allow for the developer to pass through and dissolve
PMGI.
The transfer of the silicon nanomembrane to the SiN-carrier begins with moving the
nanomembrane floating on the water into IPA. The silicon nanomembrane is then
picked up from IPA using the SiN-carrier, and the low surface tension of IPA (com-
pared to water) allows for fairly uniform drying of the nanomembrane. This Si-
nanomembrane-on-SiN-carrier is then parallelized relative to a receiving substrate, and
then brought into contact with the surface of the receiving substrate. A mixture of
MF352 developer and IPA, passing through the through holes in the SiN-carrier, dis-
solves the PMGI layer and separates the SiN-carrier from the silicon nanomembrane.
The receiving substrate (now with the silicon nanomembrane) is then cleaned and
quasi-covalent bonding between the membrane and the substrate is achieved by ther-
mal treatment. Two silicon nanomembranes were successfully transferred and bonded
to a silicon receiving substrate. Finally, azimuthal alignment is incorporated into the
stacking process by using the back diffraction spots.
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Chapter 4
Future outlook
I have presented novel fabrication advancements with potential applications for both
2D- and 3D-photonic crystals (PCs). The challenge is to fabricate arbitrary nanoscale
patterns with good pattern placement accuracy over large areas in crystalline, high-
index materials with reasonable throughput. An additional challenge of overlay is
present when attempting to fabricate 3D structures.
There are two different philosophies when it comes to patterning 2D nanostructures:
serially (electron-beam lithography) or in parallel (interference lithography). Both
approaches have their unique advantages and disadvantages, and the nature of the
photonic crystal design should guide and determine which fabrication method to be
used.
A number of challenges remain for 3D-PC fabrication. The basic concepts of the
membrane-stacking approach using the membrane-on-carrier (MOC) strategy have
been demonstrated in this thesis: it is possible to transfer a floating silicon nanomem-
brane onto a SiN-carrier, and subsequently separate this silicon nanomembrane from
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the SiN-carrier onto a receiving substrate with azimuthal alignment.
It should be noted that there are some caveats associated with this membrane-stacking
approach using the MOC strategy. The photonic crystal pattern itself must be mostly
interconnected because the membranes are floated on a liquid prior to drying and
transfer, thus ruling out the widely-used woodpile structure. Secondly, most of the
silicon nanomembrane must be patterned to allow HF to pass through and etch away
the underlying glass during the membrane release process. Thus it is not possible to
release a non-patterned or sparsely-patterned membrane. It has been noticed experi-
mentally that, when the membranes contain highly irregular and partially patterned
structures, the membranes tend to not to release uniformly in HF. Instead, the mem-
branes buckles and sometimes fold onto itself and it is not possible to separate two
membrane surfaces that have come in contact within HF.
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4.1 Membrane-stacking with full alignment
There are various strategies possible when it comes to incorporating full alignment
capabilities into the fabrication process. The amount of precision necessary in the
alignment should serve as a guide on the type of alignment design and system used.
For alignment requiring accuracy of around 50nm or more, the following alignment
scheme is proposed. Large (around 100[m period) periodic holes can be patterned
and etched away from the silicon nanomembrane (which itself also contains 660nm-
pitch photonic crystal patterns) during the membrane fabrication process, as depicted
in Figure 4-1. The membranes are the floated and transferred onto the SiN-carrier as
described in Section 3.4 and Section 3.6.
ISPI-based microscopes are then adjusted such that the diffracted beam from the
photonic crystal pattern itself is picked up by the microscope [44]. Thus the entire
nanomembrane, except regions where the photonic crystal pattern does not exists,
will return a signal to the microscope, as depicted in Figure 4-2. If the receiving
substrate contains the same patterns (660nm-pitch holes everywhere except at those
large holes), as depicted in Figure 4-2, then the relative phase between these two
large periodic patterns can be used to accurately position the membranes relative to
each other. The ISPI software, which extracts positional information in the frequency
domain, is estimated to have period/2000 accuracy. Thus a 100pm period holes would
provide around 50nm accuracy.
If very high (sub-nm) alignment accuracy is needed, then it will be necessary to incor-
porate full ISPI alignment markers. There are a number of variations of ISPI markers,
but the type applicable in this instance involves patterning periodic and chirped mark-
ers on the receiving substrate, and then using the interference between the photonic
crystal pattern and these markers to obtain positional information. IR-based ISPI
microscopes will be necessary for this approach for viewing through the silicon frame,
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Figure 4-1: Schematic of the setup to incorporate azimuthal alignment into the
membrane-stacking process, after the parallelization process. A green laser is posi-
tioned perpendicular to the receiving substrate and silicon membrane, and the laser
passes through a hole cut out in the viewing card. The back diffracted spots from both
the silicon membrane and the receiving substrate.
164
Figure 4-2: Schematic of how the membrane would look like using the ISPI micro-
scopes. The membrane is covered with the 660nm-period photonic crystal pattern
except at the large periodic holes. Diffracted beams from the 660nm-period photonic
crystal pattern covering the entire membrane is picked up by the microscope.
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Figure 4-3: Schematic of receiving substrate and the silicon nanomembrane, both
patterned with the same nanostructures. The ISPI microscope should, in principle, be
able to extract positional information from the phase of the large periodic structures
in both layers. Thus relative positional information can be obtained.
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as depicted in Figure 4-4.
The membrane is transferred onto the SiN-carrier, but this time with a portion of the
nanomembrane located outside of the suspended SiN-membrane area. A section of the
silicon nanomembrane is then etched away, depicted as a gap in the silicon nanomem-
brane shown in Figure 4-4. This is because only the silicon nanomembrane located
within the SiN-membrane can be reliably transferred to the receiving substrate due
to the ability of the SiN-membrane to conform to the receiving substrate. Addition-
ally, the silicon nanomembrane is not transferred emphon top of the ISPI alignment
markers and the markers can be reused for subsequent transfers.
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Figure 4-4: Schematic of how high precision alignment capabilities can be incorpo-
rated into the current membrane stacking process. The receiving substrate needs to
be patterned with ISPI alignment markers, and the interference between the alignment
markers with the silicon nanomembrane can be used to obtain positional information.
Note the gap (or rather lack of silicon membrane) between the nanomembrane area
used for alignment and the rest of the nanomembrane. Only the silicon nanomembrane
located within the SiN-membrane can be successfully transferred to the receiving sub-
strate due to the ability of the SiN-membrane to conform to the receiving substrate.
Thus an additional processing step is needed to separate the silicon nanomembrane
located outside the SiN-membrane from that on the SiN-membrane itself.
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